Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M32C/87 Group (M32C/87, M32C/87A, M32C/87B)

Hardware Manual RENESAS MCU M16C FAMILY / M32C/80 SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 - Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M32C/87 Group (M32C/87, M32C/87A, M32C/87B). Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	M32C/87 Group	REJ03B0127-
		(M32C/87,	0151
		M32C/87A,	
		M32C/87B)	
		Datasheet	
Hardware manual	Hardware specifications (pin assignments,	M32C/87 Group	This hardware
	memory maps, peripheral function	(M32C/87,	manual
	specifications, electrical characteristics, timing	M32C/87A,	
	charts) and operation description	M32C/87B)	
	Note: Refer to the application notes for details on	Hardware Manual	
	using peripheral functions.		
Software manual	Description of CPU instruction set	M32C/80 Series	REJ09B0319-
		Software Manual	0100
Application note	Information on using peripheral functions and	Available from Renesas	
	application examples	Technology Web site.	
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register

P3_5 pin, VCC pin

(2) Notation of Numbers


The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b

Hexadecimal: EFA0h Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.



*1

Blank: Set to 0 or 1 according to the application.

0: Set to 0.

1: Set to 1.

X: Unimplemented.

*2

RW: Read and write.

RO: Read only.

WO: Write only.

-: Unimplemented.

*3

• Reserved bit

Reserved bit. Set to specified value.

*4

• Unimplemented

Nothing is implemented to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.

Table of Contents

Specia	al Function Register (SFR) Page Reference	B - 1
1.	Overview	1
1.1	Features	1
1.1	1.1 Applications	1
1.1	1.2 Specifications	
1.2	Product List	
1.3	Block Diagram	8
1.4	Pin Assignments	9
1.5	Pin Functions	19
2.	Central Processing Unit (CPU)	23
2.1	General Registers	24
2.1	1.1 Data Registers (R0, R1, R2, and R3)	24
2.1	1.2 Address Registers (A0 and A1)	24
2.1	1.3 Static Base Register (SB)	24
2.1	1.4 Frame Base Register (FB)	24
2.1	1.5 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	24
2.1	1.6 Interrupt Table Register (INTB)	24
2.1	1.7 Program Counter (PC)	24
2.1	1.8 Flag Register (FLG)	24
2.2	High-Speed Interrupt Registers	25
2.3	DMAC-Associated Registers	25
	Memory	
5.	Reset	47
5.1	Hardware Reset 1	47
5.1	1.1 Reset at a Stable Supply Voltage	
5.1	1.2 Power-on Reset	
5.2	Hardware Reset 2 (Vdet3 detection function)	
5.3	Software Reset	
5.4	Watchdog Timer Reset	49
5.5	Internal Registers	50
6.	Power Supply Voltage Detection Function	51
6.1	Vdet3 Detection Function	55
6.2	Vdet4 Detection Function	56
6.2	2.1 Usage Notes on Vdet4 Detection Interrupt	58
6.3	Cold Start/Warm Start Determination Function	58
7.	Processor Mode	59
7.1	Processor Mode	59
7.2	Setting of Processor Mode	
8.	Bus	63
8.1	Bus Settings	63

8.1.1	Selecting External Address Bus	64
8.1.2	Selecting External Data Bus	64
8.1.3	Selecting Separate Bus/Multiplexed Bus	64
8.2	Bus Control	
8.2.1	Address Bus and Data Bus	66
8.2.2	Chip-Select Output	66
8.2.3	Read/Write Output Signals	
8.2.4	Bus Timing	69
8.2.5	ALE Output	
8.2.6	RDY Input	77
8.2.7	HOLD Input	
8.2.8	External Bus States when Accessing Internal Space	
8.2.9	BCLK Output	
9. Clo	ck Generation Circuits	80
9.1	Types of the Clock Generation Circuit	80
9.1.1	Main Clock	89
9.1.2	Sub Clock	90
9.1.3	On-Chip Oscillator Clock	91
9.1.4	PLL Clock	93
9.2	CPU Clock and BCLK	
9.3	Peripheral Function Clock	
9.3.1	f1, f8, f32, and f2n	
9.3.2	fAD	94
9.3.3	fC32	94
9.3.4	fCAN	94
9.4	Clock Output Function	
9.5	Power Consumption Control	96
9.5.1	CPU operating mode	
9.5.2	Wait Mode	
9.5.3	Stop Mode	101
9.6	System Clock Protect Function	
10. Pro	tection	105
	errupts	
11.1	Types of Interrupts	
11.2	Software Interrupts	
11.2.1	Undefined Instruction Interrupt	
11.2.2	Overflow Interrupt	
11.2.3	BRK Interrupt	
11.2.4	BRK2 Interrupt	
11.2.5	INT Instruction Interrupt	
11.3	Hardware Interrupts	
11.3.1	Special Interrupts	
11.3.2	DMACII End-of-Transfer Complete Interrupt	
11.3.3	Peripheral Function Interrupt	
11.4 11.5	High-Speed Interrupt Interrupts and Interrupt Vectors	
	Fixed Vector Table	

11.5.2 Relocatable Vector Table	110
11.6 Interrupt Request Acknowledgement	113
11.6.1 I Flag and IPL	113
11.6.2 Interrupt Control Registers and RLVL Register	113
11.6.3 Interrupt Sequence	117
11.6.4 Interrupt Response Time	118
11.6.5 IPL Change when Interrupt Request is Acknowledged	
11.6.6 Saving a Register	119
11.6.7 Returning from Interrupt Routine	120
11.6.8 Interrupt Priority	120
11.6.9 Interrupt Priority Level Decision Circuit	120
11.7 Interrupt	
11.8 NMI Interrupt	
11.9 Key Input Interrupt	
11.10 Address Match Interrupt	127
11.11 Intelligent I/O Interrupts, CAN Interrupts, UART5 and UART6 Transmit/Receive Interrupts, and INT6 to INT8 Interrupts	128
11.11.1 IIOiIE Register	131
11.11.2 IIOiIR Register	131
11.11.3 IIOiIC (CANjIC) Register	131
12. Watchdog Timer	
13.1 Transfer Cycles	
13.1.1 Effect of Source and Destination Addresses	
13.1.2 Effect of bodiec and Destination Addresses	
13.1.3 Effect of Software Wait State	
13.1.4 Effect of the RDY Signal	
13.2 DMA Transfer Time	
13.3 Channel Priority and DMA Transfer Timing	
14 DMACII	151
14.1 DMACII Settings	
14.1.1 RLVL Register	
14.1.2 DMACII Index	
14.1.3 Interrupt Control Register for the Peripheral Function	
14.1.4 Relocatable Vector Table for the Peripheral Function	
14.1.5 IRLT Bit in the IIOiIE Register (i = 0 to 11)	
14.2 DMACII Performance	
14.3 Transfer Data	
14.3.1 Memory-to-memory Transfer	
14.3.2 Immediate Data Transfer	
14.3.3 Calculation Transfer	
14.4 Transfer Modes	156
14.4.1 Single Transfer	156
14.4.2 Burst Transfer	156
14.4.3 Multiple Transfer	156
14.5 Chain Transfer	157
14.6 End-of-Transfer Interrupt	157

14.7	Execution Time	158
15. Tim	ners	159
15.1	Timer A	161
15.1.1	Timer Mode	173
15.1.2	Event Counter Mode	174
15.1.3	One-Shot Timer Mode	179
15.1.4	Pulse Width Modulation Mode	181
15.2	Timer B	184
15.2.1	Timer Mode	191
15.2.2	Event Counter Mode	192
15.2.3	Pulse Period Measurement Mode, Pulse Width Measurement Mode	193
16. Thi	ree-Phase Motor Control Timer Function	196
16.1	Triangular Wave Modulation Mode	207
16.2	Sawtooth Wave Modulation Mode	
16.3	Short Circuit Prevention Features	213
16.3.1	Prevention Against Upper/Lower Arm Short Circuit by Program Errors	213
16.3.2	Arm Short Circuit Prevention Using Dead Time Timer	213
16.3.3	Forced-Cutoff Function by the NMI Input	213
17. Se	rial Interfaces	214
17.1	UART0 to UART4	
17.1.1		
17.1.2	•	
17.1.3	·	
17.1.4	•	
17.1.5	•	
17.1.6	•	
17.1.7	•	
17.2	UART5 and UART6	
17.2.1	Clock Synchronous Mode	278
17.2.2	Clock Asynchronous (UART) Mode	286
18. A/E	O Converter	293
18.1	Mode Descriptions	
18.1.1	One-Shot Mode	301
18.1.2	Repeat Mode	302
18.1.3	Single Sweep Mode	303
18.1.4	Repeat Sweep Mode 0	304
18.1.5	Repeat Sweep Mode 1	305
18.1.6	Multi-Port Single Sweep Mode	307
18.1.7	Multi-Port Repeat Sweep Mode 0	308
18.2	Functions	309
18.2.1	Resolution	309
18.2.2	Sample and Hold	309
18.2.3	Trigger Select Function	309
18.2.4		
18.2.5	Extended Analog Input Pins	309

18.2.6	External Operating Amplifier (Op-Amp) Connection Mode	310
18.2.7	Power Consumption Reduce Function	310
18.3 Re	and from the AD0i Register ($i = 0$ to 7)	311
18.4 Ou	tput Impedance of Sensor Equivalent Circuit under A/D Conversion	311
19. D/A Co	onverter	313
20. CRC C	alculation	316
21. X/Y Co	nversion	318
22. Intellig	ent I/O	321
22.1 Ba	se Timer	336
	ne Measurement Function (Input Capture)	
	Prescaler Function	
22.2.2	Gate Function	348
	veform Generation Function (Output Compare)	
	Single-Phase Waveform Output Mode (Group 1 and Group 2)	
	Phase-Delayed Waveform Output Mode (Group 1 and Group 2)	
	Set/Reset (SR) Waveform Output Mode (Group 1 and Group 2)	
22.3.4	Bit Modulation PWM Output Mode (Group 2)	360
22.3.5	Real-Time Port Output Mode (Group 2)	362
22.3.6	Parallel Real-Time Port Output Mode (Group 2)	364
22.3.7	GiPOj Register Value Reload Timing Select Function ($i = 1, 2; j = 0 \text{ to } 7$)	367
22.4 Gre	oup 0 and Group 1 Communication Function	368
22.4.1	Clock Synchronous Mode (Groups 0 and 1)	379
22.4.2	Clock Asynchronous (UART) Mode (Group 1)	385
22.4.3	HDLC Data Processing Mode (Group 0 and Group 1)	389
22.5 Gre	oup 2 Communication Function	392
22.5.1	Variable Data Length Clock Synchronous Mode (Group 2)	398
23. CAN M	lodule	401
23.1 CA	N-Associated Registers	405
23.1.1	CANi Control Register 0 (CiCTLR0 Register) (i = 0, 1)	405
	CANi Control Register 1 (CiCTLR1 Register) (i = 0, 1)	
	CANi Sleep Control Register (CiSLPR Register) (i = 0, 1)	
	CANi Status Register (CiSTR Register) ($i = 0, 1$)	
	CANi Extended ID Register (CiIDR Register) (i = 0, 1)	
	CANi Configuration Register (CiCONR Register) (i = 0, 1)	
	CANi Baud Rate Prescaler (CiBRP Register) (i = 0, 1)	
	CANi Time Stamp Register (CiTSR Register) (i = 0, 1)	
	CANi Transmit Error Count Register (CiTEC Register) $(i = 0, 1)$	
	CANi Receive Error Count Register (CiREC Register) (i = 0, 1)	
	CANi Slot Interrupt Status Register (CiSISTR Register) (i = 0, 1)	
	CANi Slot Interrupt Mask Register (CiSIMKR Register) (i = 0, 1)	
	CANi Error Interrupt Mask Register (CiEIMKR Register) (i = 0, 1)	
	CANi Error Interrupt Status Register (CiEISTR Register) (i = 0, 1)	
	CANi Error Source Register (CiEFR Register) (i = 0, 1)	
	CANi Mode Register (CiMDR Register) (i = 0, 1)	
23 1 17	CANi Single-Shot Control Register (CiSSCTLR Register) $(i = 0, 1)$	428

23.1.1	8 CANi Single-Shot Status Register (CiSSSTR Register) (i = 0, 1)	430
23.1.1	9 CANi Global Mask Register, CANi Local Mask Register A, and CANi Local Mask Register B (CiGMRk, CiLMARk, and CiLMBRk Registers) (i = 0,1, k = 0 to 4)	432
23.1.2	O CANi Message Slot j Control Register (CiMCTLj Register) (i = 0, 1, j = 0 to 15)	438
23.1.2	1 CANi Slot Buffer Select Register (CiSBS Register) (i = 0, 1)	442
23.1.2	2 CANi Message Slot Buffer j (i = 0, 1; j = 0, 1)	443
23.1.2	3 CANi Acceptance Filter Support Register (CiAFS Register) (i = 0, 1)	447
23.2	CAN Clock and CPU Clock	448
23.2.1	CAN Clock	448
23.2.2	CPU Clock	448
23.3	Setting and Timing in CAN-Associated Registers	449
23.3.1	CAN Module Initialize Timing	449
23.3.2	CAN Transmit Timing	450
23.3.3	CAN Receive Timing	451
23.3.4	CAN Bus Error Timing	452
23.4	CAN Interrupts	453
23.4.1	CAN1 Wake-Up Interrupt	454
23.4.2	CANij Interrupt	454
24. Re	al-Time Port (RTP)	. 458
25. Pro	grammable I/O Ports	. 461
25.1	Port Pi Direction Register (PDi Register, i = 0 to 15)	461
25.2	Port Pi Register (Pi Register, i = 0 to 15)	
25.3	Function Select Register A (PSj Register, j = 0 to 9)	
25.4	Function Select Register B (PSLk Register, k = 0 to 3, 5 to 7, 9)	
25.5	Function Select Register C (PSC, PSC2, PSC3, and PSC6 Registers)	
25.6	Function Select Register D (PSD1 and PSD2 Registers)	
25.7	Function Select Register E (PSE1 and PSE2 Registers)	462
25.8	Pull-up Control Register 0 to 4 (PUR0 to PUR4 Registers)	
25.9	Port Control Register (PCR Register)	
25.10	Input Function Select Register (IPS, IPSA, and IPSB Registers)	462
25.11	Analog Input and Other Peripheral Function Input	462
26. Fla	sh Memory	. 493
26.1	Memory Map	
26.1.1	• •	
26.2	Functions to Prevent Access to Flash Memory	
26.2.1	•	
26.2.2		
26.3	CPU Rewrite Mode	
26.3.1	Flash Memory Control Register (FMR0 and FMR1 Registers)	
26.3.2		
26.3.3		
26.3.4		
26.3.5		
26.4	Standard Serial I/O Mode	
26.4.1		
26.5	Parallel I/O Mode	
	Boot ROM Area	

27.	Electrical Characteristics	519
28.	Usage Notes	556
28.1	Power Supply	. 556
28	.1.1 Power-on	
28	.1.2 Power Supply Ripple	
28	.1.3 Noise	
28.2		
	.2.1 100 Pin-Package	
_	.2.2 Register Settings	
28.3		
28.4		
_	.4.1 HOLD Input	
28.5		
	.5.1 Main Clock	
_	.5.2 Sub Clock	
_	.5.3 Clock Dividing Ratio	
	.5.4 Power Consumption Control	
28.6 28.7		
	Interrupts	
	7.2 NMI Interrupt	
_	.7.3 INT Interrupt	
	7.4 Changing Interrupt Control Register	
	7.5 Changing IIOiIR Register (i = 0 to 11)	
	.7.6 Changing RLVL Register	
28.8		
28.9		
	.9.1 Timer A, Timer B	
	9.2 Timer A	
_	9.3 Timer B	
28.10		
28.1		
28	.11.1 Changing UiBRG Register (i = 0 to 6)	
	.11.2 Clock Synchronous Mode	
28	.11.3 UART Mode	
	.11.4 Special Mode 1 (I ² C Mode)	
28.12		
28.13	3 Intelligent I/O	. 576
28	.13.1 Register Setting	. 576
28.14	4 CAN	. 577
28.13	5 Programmable I/O Ports	. 578
28.10	6 Flash Memory	. 579
28	.16.1 Operating Speed	. 579
28	.16.2 Prohibited Instructions	. 579
28	.16.3 Interrupts (EW0 Mode)	. 579
28	.16.4 Interrupts (EW1 Mode)	. 579
28	.16.5 How to Access	. 579
28	.16.6 Rewriting User ROM Area (EW0 Mode)	. 579
28	.16.7 Rewriting User ROM Area (EW1 Mode)	. 579

	Boot Mode	
28.16.9	Writing Command and Data	580
28.16.10	Block Erase	580
28.16.11	Wait Mode	580
28.16.12	2 Stop Mode	580
28.16.13	Low-Power Consumption Mode and On-Chip Oscillator Low-Power Consumption Mode	580
28.17 D	Difference Between Flash Memory Version and Mask ROM Version	581
Appendix 1	. Package Dimensions	582
Index		584

Address	Register	Symbol	Page
0000h	Ŭ		Ĭ
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	60
0005h	Processor Mode Register 1	PM1	61
0006h	System Clock Control Register 0	CM0	82, 136
0007h	System Clock Control Register 1	CM1	83
0008h			
0009h	Address Match Interrupt Enable Register	AIER	127
000Ah	Protect Register	PRCR	105
000Bh	External Data Bus Width Control Register	DS	63
000Ch	Main Clock Division Register	MCD	84
000Dh	Oscillation Stop Detection Register	CM2	85
000Eh	Watchdog Timer Start Register	WDTS	137
000Fh	Watchdog Timer Control Register	WDC	54, 137
0010h			
0011h	Address Match Interrupt Register 0	RMAD0	127
0012h			
0013h	Processor Mode Register 2	PM2	87
0014h			
0015h	Address Match Interrupt Register 1	RMAD1	127
0016h			
0017h	Voltage Detection Register 2	VCR2	52
0018h		_	[
0019h	Address Match Interrupt Register 2	RMAD2	127
001Ah			
001Bh	Voltage Detection Register 1	VCR1	52
001Ch		1	I
001Dh	Address Match Interrupt Register 3	RMAD3	127
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h	PLL Control Register 0	PLC0	86
0027h	PLL Control Register 1	PLC1	86
0028h			
0029h	Address Match Interrupt Register 4	RMAD4	127
002Ah			
002Bh			
002Ch			
002Dh	Address Match Interrupt Register 5	RAMD5	127
002Eh			
002Fh	Vdet4 Detection Interrupt Register	D4INT	53
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h	Address Metables 15 15 15	D	10-
0039h	Address Match Interrupt Register 6	RMAD6	127
003Ah			.
003Bh		+	<u> </u>
003Ch	Address Metableton (D.)	DM4.5-	467
003Dh	Address Match Interrupt Register 7	RMAD7	127
003Eh			<u> </u>
003Fh			1
0040h			
00445			
0041h			
0042h			
0042h 0043h			
0042h 0043h 0044h			
0042h 0043h 0044h 0045h			
0042h 0043h 0044h 0045h 0046h			
0042h 0043h 0044h 0045h 0046h 0047h	External Cases Wait Casted Decistes 2	EWCDA	60
0042h 0043h 0044h 0045h 0046h 0047h 0048h	External Space Wait Control Register 0	EWCRO	69
0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h	External Space Wait Control Register 1	EWCR1	69
0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah	External Space Wait Control Register 1 External Space Wait Control Register 2	EWCR1 EWCR2	69 69
0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah	External Space Wait Control Register 1	EWCR1	69
0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	External Space Wait Control Register 1 External Space Wait Control Register 2	EWCR1 EWCR2	69 69
0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch	External Space Wait Control Register 1 External Space Wait Control Register 2	EWCR1 EWCR2	69 69
0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh	External Space Wait Control Register 1 External Space Wait Control Register 2	EWCR1 EWCR2	69 69

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Page
0050h	i logistei	Cy201	. ago
0051h			
0052h			
0053h			
0054h	Flack Magazini Ocatral Desistant	EMD4	500
0055h 0056h	Flash Memory Control Register 1	FMR1	500
0057h	Flash Memory Control Register 0	FMR0	498
0058h			
0059h			
005Ah			
005Bh			
005Ch			
005Dh 005Eh			
005En			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h 0067h			
0067H	DMA0 Control Register	DM0IC	
0069h	Timer B5 Interrupt Control Register	TB5IC	
006Ah	DMA2 Control Register	DM2IC	
006Bh	UART2 Receive/ACK Interrupt Control	S2RIC	
	Register	TAOIC	
006Ch	Timer A0 Interrupt Control Register UART3 Receive/ACK Interrupt Control		
006Dh	Register	S3RIC	
006Eh	Timer A2 Interrupt Control Register	TA2IC	
006Fh	UART4 Receive/ACK Interrupt Control	S4RIC	
	Register		
0070h	Timer A4 Interrupt Control Register UART0/UART3 Bus Conflict Detection	TA4IC BCN0IC/	114
0071h	Interrupt Control Register	BCN3IC	114
00701-	UART0 Receive/ACK Interrupt Control		
0072h	Register	S0RIC	
0073h	A/D0 Conversion Interrupt Control Register	AD0IC	
0074h	UART1 Receive/ACK Interrupt Control Register	S1RIC	
	II/O Interrupt Control Register 0/	IIO0IC/	
0075h	CAN1 Interrupt Control Register 0	CAN3IC	
0076h	Timer B1 Interrupt Control Register	TB1IC	
0077h	II/O Interrupt Control Register 2	IIO2IC	
0078h	Timer B3 Interrupt Control Register	TB3IC	
0079h	II/O Interrupt Control Register 4	IIO4IC INT5IC	115
007Ah	INT5 Interrupt Control Register		
007Bh	II/O Interrupt Control Register 6	IIO6IC INT3IC	114 115
007Ch	INT3 Interrupt Control Register		
007Dh	II/O Interrupt Control Register 8	IIO8IC INT1IC	114 115
007Eh	INT1 Interrupt Control Register		113
007Fh	II/O Interrupt Control Register 10/ CAN0 Interrupt Control Register 1	IIO10IC/ CAN1IC	114
0080h		1	
0081h	II/O Interrupt Control Register 11/	IIO11IC/	114
	CAN0 interrupt control register 2	CAN2IC	114
0082h		1	
0083h 0084h			
0084h		1	
0086h		1	
0087h		1	
0088h	DMA1 Interrupt Control Register	DM1IC	
0089h	UART2 Transmit/NACK Interrupt Control	S2TIC	
	Register		
008Ah	DMA3 Interrupt Control Register UART3 Transmit/NACK Interrupt Control	DM3IC	
008Bh	Register	S3TIC	
008Ch	Timer A1 Interrupt Control Register	TA1IC	
008Dh	UART4 Transmit/NACK Interrupt Control	S4TIC	
	Register		
008Eh	Timer A3 Interrupt Control Register	TA3IC	114
008Fh	UART2 Bus Conflict Detection Interrupt Control Register	BCN2IC	
0090h	UART0 Transmit/NACK Interrupt Control	SOTIC	
0091h	Register UART1/UART4 Bus Conflict Detection	BCN1IC/	
	Interrupt Control Register UART1 Transmit /NACK Interrupt Control	BCN4IC	
		S1TIC	l
0092h	Register		
0092h 0093h 0094h	Key Input Interrupt Control Register Timer B0 Interrupt Control Register	KUPIC TB0IC	

Address 0095h 0096h	Register		
		Symbol	Page
	II/O Interrupt Control Register 1/	IIO1IC/	
0096h	CAN1 Interrupt Control Register 1	CAN4IC	
	Timer B2 Interrupt Control Register	TB2IC	
0097h	II/O Interrupt Control Register 3	IIO3IC	114
0098h	Timer B4 Interrupt Control Register	TB4IC	
	II/O Interrupt Control Register 5/	IIO5IC/	1
0099h	CAN1 Interrupt Control Register 2	CAN5IC	
009Ah		INT4IC	115
	INT4 Interrupt Control Register		
009Bh	II/O Interrupt Control Register 7	IIO7IC	114
009Ch	INT2 Interrupt Control Register	INT2IC	115
	II/O Interrupt Control Register 9/	IIO9IC/	
009Dh	CANO Interrupt Control register 0	CANOIC	114
009Eh		INTOIC	115
009EII	INT0 Interrupt Control Register		115
009Fh	Exit Priority Register	RLVL	116, 152
00A0h	Interrupt Request Register 0	IIO0IR	
00A1h	Interrupt Request Register 1	IIO1IR	
00A2h	Interrupt Request Register 2	IIO2IR	
00A3h	Interrupt Request Register 3	IIO3IR	
00A4h	Interrupt Request Register 4	IIO4IR	
00A5h	Interrupt Request Register 5	IIO5IR	129
00A6h	Interrupt Request Register 6	IIO6IR	123
00A7h	Interrupt Request Register 7	IIO7IR	1
00A8h	Interrupt Request Register 8	IIO8IR	1
00A9h	Interrupt Request Register 9	IIO9IR	1
00A9II	Interrupt Request Register 9	IIO10IR	1
			1
00ABh	Interrupt Request Register 11	IIO11IR	
00ACh			
00ADh			
00AEh			
00AFh			
00B0h	Interrupt Enable Register 0	IIO0IE	t
00B1h	Interrupt Enable Register 1	IIO1IE	
00B1h	Interrupt Enable Register 2	IIO2IE	1
00B3h	Interrupt Enable Register 3	IIO3IE	
00B4h	Interrupt Enable Register 4	IIO4IE	
00B5h	Interrupt Enable Register 5	IIO5IE	130
00B6h	Interrupt Enable Register 6	IIO6IE	130
00B7h	Interrupt Enable Register 7	IIO7IE	1
00B8h	Interrupt Enable Register 8	IIO8IE	1
00B9h	Interrupt Enable Register 9	IIO9IE	1
	. 0		
00BAh	Interrupt Enable Register 10	IIO10IE	
00BBh	Interrupt Enable Register 11	IIO11IE	
00BCh			
to			
00DFh		1	
00E0h			
00E0h 00E1h			
00E1h			
00E1h 00E2h			
00E1h 00E2h 00E3h			
00E1h 00E2h 00E3h 00E4h			
00E1h 00E2h 00E3h 00E4h 00E5h			
00E1h 00E2h 00E3h 00E4h			
00E1h 00E2h 00E3h 00E4h 00E5h			
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h			
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h	Group 0 SI/O Receive Buffer Register	GORB	378
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h	,		
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h	Group 0 Transmit Buffer/Receive Data	G0TB/	378 377
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h	,		
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh	Group 0 Transmit Buffer/Receive Data Register	G0TB/ G0DR	377
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register	G0TB/ G0DR	377 378
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh 00EBh 00ECh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register	GOTB/ GODR GORI GOMR	377 378 371
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register	G0TB/ G0DR	377 378
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00E9h 00EAh 00EBh 00EDh 00EBh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register	GOTB/ GODR GORI GOMR GOTO	377 378 371 378
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh 00EBh 00EBh 00ECh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register	GOTB/ GODR GORI GOMR	377 378 371
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00E9h 00EAh 00EBh 00EDh 00EBh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control	GOTB/ GODR GORI GOMR GOTO	377 378 371 378
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00E9h 00EAh 00EBh 00EBh 00EBh 00ECh 00ECh 00ECh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register	GOTB/ GODR GORI GOMR GOTO GOCR	377 378 371 378
00E1h 00E2h 00E3h 00E6h 00E6h 00E7h 00E8h 00E9h 00E9h 00EAh 00E9h 00EAh 00EBH 00ECh 00ECh 00ECh 00ECh 00ECh	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1	GOTB/ GODR GORI GOMR GOTO GOCR	377 378 371 378 372
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E6h 00E7h 00E8h 00E9h 00EAh 00ECh 00ECh 00EDh 00EDh 00EDh 00EFh 00F1h 00F1h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP0 GOCMP1 GOCMP2	377 378 371 378
00E1h 00E2h 00E3h 00E4h 00E5h 00E5h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh 00EBh 00ECh 00ECh 00ECh 00ECh 00ECh 00ECh 00ECH	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP1 GOCMP2 GOCMP3	377 378 371 378 372
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00E9h 00ECh 00EDh 00ECh 00EDh 00EFh 00F0h 00F1h 00F1h 00F1h 00F1h 00F2h 00F3h 00F4h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0	GOTB/ GODR GORI GOMR GOTO GOCR GOCMPO GOCMP1 GOCMP2 GOCMP3 GOMSKO	377 378 371 378 372
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00E9h 00ECh 00ECh 00ECh 00ECh 00ECh 00ECh 00ECh 00ECh 00ECh 00F1h 00F1h 00F3h 00F3h 00F3h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK1	377 378 371 378 372
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E6h 00E7h 00E8h 00EAh 00EAh 00ECh 00ECh 00ECh 00ECh 00F1h 00F1h 00F2h 00F3h 00F3h 00F4h 00F6h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP0 GOCMP1 GOCMP2 GOCMP3 GOMSKO	377 378 371 378 372
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E6h 00E7h 00E8h 00EAh 00ECh 00ECh 00EDh 00ECh 00F1h 00F2h 00F3h 00F3h 00F3h 00F3h 00F5h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK1	377 378 371 378 372
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00ECh 00EDh 00ECh 00EDh 00E7h 00F1h 00F1h 00F3h 00F3h 00F3h 00F3h 00F6h 00F6h 00F6h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP2 GOCMP2 GOCMP3 GOMSK0 GOMSK1 CCS	377 378 371 378 372
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E6h 00E7h 00E8h 00EAh 00ECh 00ECh 00EDh 00ECh 00F1h 00F2h 00F3h 00F3h 00F3h 00F3h 00F5h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK1	377 378 371 378 372 376
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00ECh 00EDh 00ECh 00EDh 00E7h 00F1h 00F1h 00F3h 00F3h 00F3h 00F3h 00F6h 00F6h 00F6h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 Transmit Output Register Group 0 Data Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register Group 0 Receive CRC Code Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP0 GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK0 GOMSK1 CCS	377 378 371 378 372
00E1h 00E2h 00E3h 00E3h 00E6h 00E5h 00E6h 00E7h 00E8h 00E9h 00ECh 00ECh 00ECh 00ECh 00ECh 00F1h 00F1h 00F3h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP2 GOCMP2 GOCMP3 GOMSK0 GOMSK1 CCS	377 378 371 378 372 376
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E6h 00E8h 00E9h 00EAh 00EBh 00ECh 00ECh 00ECh 00F1h 00F1h 00F2h 00F3h 00F3h 00F3h 00F6h 00F6h 00F6h 00F7h 00F6h 00F9h 00F9h 00F9h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register Group 0 Receive CRC Code Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP0 GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK1 CCS	377 378 371 378 372 376 376
00E1h 00E2h 00E3h 00E3h 00E6h 00E5h 00E6h 00E7h 00E8h 00E9h 00ECh 00ECh 00ECh 00ECh 00ECh 00F1h 00F1h 00F3h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 Transmit Output Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register Group 0 Receive CRC Code Register Group 0 Transmit CRC Code Register Group 0 Transmit CRC Code Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP0 GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK0 GOMSK1 CCS	377 378 371 378 372 376
00E1h 00E2h 00E3h 00E3h 00E4h 00E5h 00E6h 00E6h 00E8h 00E9h 00EAh 00EBh 00ECh 00ECh 00ECh 00F1h 00F1h 00F2h 00F3h 00F3h 00F3h 00F6h 00F6h 00F6h 00F7h 00F6h 00F9h 00F9h 00F9h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 2 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register Group 0 Transmit CRC Code Register Group 0 Transmit CRC Code Register Group 0 SI/O Expansion Mode Register Group 0 SI/O Expansion Mode Register Group 0 SI/O Expansion Mode Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP0 GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK1 CCS	377 378 371 378 372 376 376
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E5h 00E6h 00E9h 00EAh 00EBh 00ECh 00EDh 00ECh 00F1h 00F1h 00F2h 00F3h 00F3h 00F3h 00F6h 00F7h 00F8h 00F8h 00F8h 00F8h 00F8h 00F8h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 Transmit Output Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register Group 0 Transmit CRC Code Register Group 0 Transmit CRC Code Register Group 0 SI/O Expansion Mode Register Group 0 SI/O Extended Receive Control Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK1 CCS GORCRC GOTCRC GOTCRC	377 378 371 378 372 376 376
00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E5h 00E6h 00E9h 00EAh 00EBh 00ECh 00EDh 00ECh 00F1h 00F1h 00F2h 00F3h 00F3h 00F3h 00F6h 00F7h 00F8h 00F8h 00F8h 00F8h 00F8h 00F8h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 SI/O Communication Control Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register Group 0 Receive CRC Code Register Group 0 Transmit CRC Code Register Group 0 SI/O Expansion Mode Register Group 0 SI/O Extended Receive Control Register Group 0 SI/O Special Communication	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP0 GOCMP1 GOCMP2 GOCMP3 GOMSK1 CCS GOMSK1 CCS	377 378 371 378 372 376 376 376
00E1h 00E2h 00E3h 00E4h 00E3h 00E4h 00E5h 00E5h 00E6h 00E9h 00EBh 00ECh 00EDh 00EDh 00EDh 00F1h 00F1h 00F3h 00F3h 00F4h 00F3h 00F6h 00F3h	Group 0 Transmit Buffer/Receive Data Register Group 0 Receive Input Register Group 0 SI/O Communication Mode Register Group 0 Transmit Output Register Group 0 Transmit Output Register Group 0 Data Compare Register 0 Group 0 Data Compare Register 1 Group 0 Data Compare Register 2 Group 0 Data Compare Register 3 Group 0 Data Mask Register 0 Group 0 Data Mask Register 1 Communication Clock Select Register Group 0 Transmit CRC Code Register Group 0 Transmit CRC Code Register Group 0 SI/O Expansion Mode Register Group 0 SI/O Extended Receive Control Register	GOTB/ GODR GORI GOMR GOTO GOCR GOCMP1 GOCMP2 GOCMP3 GOMSK0 GOMSK1 CCS GORCRC GOTCRC GOTCRC	377 378 371 378 372 376 376 376 377

0101h Generation Region 10102h Group 1 Time Me			Dono
0101h Generation Region 10102h Group 1 Time Me	Register easurement/Waveform	Symbol G1TM0/	Page
0102h Group 1 Time Me		G1P00	
	easurement/Waveform	G1TM1/	
0103h Generation Regis	ster 1	G1PO1	
	easurement/Waveform	G1TM2/	
0105h Generation Regi		G1P02	
	easurement/Waveform	G1TM3/	
0107h Generation Regis		G1PO3	327/328
0108h Group 1 Time Me 0109h Generation Regis	easurement/Waveform	G1TM4/ G1PO4	
	easurement/Waveform	G1TM5/	
010Bh Generation Regi		G1PO5	
	easurement/Waveform	G1TM6/	
010Dh Generation Regi		G1P06	
	easurement/Waveform	G1TM7/	
010Fh Generation Regis		G1P07	
0110h Group 1 Wavefor Register 0	m Generation Control	G1POCR0	
0111h Group 1 Wavefor Register 1	m Generation Control	G1POCR1	
O112h Group 1 Wavefor	m Generation Control	G1POCR2	
Register 2 Group 1 Wavefor	m Generation Control	G1POCR3	
Register 3	m Generation Control		327
Register 4		G1POCR4	
Register 5	m Generation Control	G1POCR5	
0116h Group 1 Wavefor Register 6	m Generation Control	G1POCR6	
O117h Group 1 Wavefor	m Generation Control	G1POCR7	
Register /	agurament Central Register 0	G1TMCR0	
	asurement Control Register 0 asurement Control Register 1	G1TMCR0	
	asurement Control Register 2	G1TMCR2	
	asurement Control Register 3	G1TMCR3	
	asurement Control Register 4	G1TMCR4	326
	asurement Control Register 5	G1TMCR5	
	asurement Control Register 6	G1TMCR6	
	asurement Control Register 7	G1TMCR7	
0120h Group 1 Base Tii		G1BT	324
0121n			
	mer Control Register 0	G1BCR0	324
	mer Control Register 1	G1BCR1	325
0124h Group 1 Time Me Register 6	easurement Prescaler	G1TPR6	
	accurament Drocedor	0	326
0125h Group 1 Time Me Register 7	easurement Frescalei	G1TPR7	326
Register 7	n Enable Register		
		G1TPR7	326
0126h	n Enable Register	G1TPR7	
Register 7	n Enable Register n Select Register ceive Buffer Register	G1TPR7 G1FE G1FS	329 378
Register 7	n Enable Register n Select Register	G1TPR7 G1FE G1FS G1RB	329
Register 7	n Enable Register n Select Register ceive Buffer Register	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR	329 378 377
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR	329 378 377
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR	329 378 377 378 371
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR	329 378 377
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR	329 378 377 378 371
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR	329 378 377 378 371 378
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control mpare Register 0	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0	329 378 377 378 371 378
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1	329 378 377 378 371 378 372
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control mpare Register 0 mpare Register 1	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0	329 378 377 378 371 378
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control impare Register 0 impare Register 1 impare Register 2 impare Register 3	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2	329 378 377 378 371 378 372
Register 7	n Enable Register n Select Register ceive Buffer Register tt Buffer/Receive Data Input Register mmunication Mode Register tt Output Register mmunication Control impare Register 0 impare Register 1 impare Register 2 impare Register 3 insk Register 3 insk Register 0	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP1 G1CMP2 G1CMP3	329 378 377 378 371 378 372
Register 7	n Enable Register n Select Register ceive Buffer Register tt Buffer/Receive Data Input Register mmunication Mode Register tt Output Register mmunication Control impare Register 0 impare Register 1 impare Register 2 impare Register 3 insk Register 3 insk Register 0	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP2 G1CMP3 G1MSK0	329 378 377 378 371 378 372
Register 7	n Enable Register n Select Register ceive Buffer Register tt Buffer/Receive Data Input Register mmunication Mode Register tt Output Register mmunication Control impare Register 0 impare Register 1 impare Register 2 impare Register 3 insk Register 3 insk Register 0	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP2 G1CMP3 G1MSK0	329 378 377 378 371 378 372
Register 7	n Enable Register n Select Register ceive Buffer Register tt Buffer/Receive Data Input Register mmunication Mode Register tt Output Register mmunication Control impare Register 0 impare Register 1 impare Register 2 impare Register 3 insk Register 3 insk Register 0	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP2 G1CMP3 G1MSK0	329 378 377 378 371 378 372 376
Register 7	n Enable Register n Select Register ceive Buffer Register tt Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control impare Register 0 impare Register 1 impare Register 2 impare Register 3 isk Register 0 isk Register 0 isk Register 1 CRC Code Register	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP2 G1MP3 G1MSK0 G1MSK1	329 378 377 378 371 378 372
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control impare Register 0 impare Register 1 impare Register 1 impare Register 2 impare Register 3 issk Register 0 issk Register 1	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP3 G1MSK0 G1MSK1	329 378 377 378 371 378 372 376
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control impare Register 1 impare Register 2 impare Register 2 impare Register 3 isk Register 0 isk Register 1 CRC Code Register t CRC Code Register	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP3 G1MSK0 G1MSK0 G1MSK1	329 378 377 378 371 378 372 376
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control impare Register 1 impare Register 2 impare Register 3 isk Register 0 isk Register 1 CRC Code Register t CRC Code Register t CRC Code Register pansion Mode Register tended Receive Control ecial Communication	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1DR G1DR G1DR G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP2 G1CMP2 G1MSK0 G1MSK1 G1MSK1 G1RCRC G1TCRC G1TCRC G1EMR G1ERC	329 378 377 378 371 378 372 376 376 377 378
Register 7	n Enable Register n Select Register ceive Buffer Register t Buffer/Receive Data Input Register mmunication Mode Register t Output Register mmunication Control impare Register 1 impare Register 2 impare Register 3 isk Register 0 isk Register 1 CRC Code Register t CRC Code Register t CRC Code Register pansion Mode Register tended Receive Control ecial Communication	G1TPR7 G1FE G1FS G1RB G1TB/ G1DR G1RI G1MR G1TO G1CR G1CMP0 G1CMP1 G1CMP2 G1CMP3 G1MSK1 G1MSK1 G1RCRC G1TCRC G1EMR	329 378 377 378 371 378 372 376 376

Blank spaces are reserved. No access is allowed.

0140h	Register	Symbol	Page
	Group 2 Waveform Generation Control	G2PO0	
0141h	Register 0	021 00	
0142h 0143h	Group 2 Waveform Generation Control Register 1	G2PO1	
0143h	Group 2 Waveform Generation Control		
0145h	Register 2	G2PO2	
0146h	Group 2 Waveform Generation Control	00000	
0147h	Register 3	G2PO3	333
0148h	Group 2 Waveform Generation Control	G2PO4	333
0149h	Register 4	021 04	
014Ah	Group 2 Waveform Generation Control	G2PO5	
014Bh 014Ch	Register 5		
014Ch	Group 2 Waveform Generation Control Register 6	G2PO6	
014Eh	Group 2 Waveform Generation Control		
014Fh	Register 7	G2PO7	
0150h	Group 2 Waveform Generation Control	G2POCR0	
013011	Register 0	GZI GGIN	
0151h	Group 2 Waveform Generation Control Register 1	G2POCR1	
	Group 2 Waveform Generation Control		
0152h	Register 2	G2POCR2	
0153h	Group 2 Waveform Generation Control	G2POCR3	
0 10011	Register 3	J21 JUN3	332
0154h	Group 2 Waveform Generation Control Register 4	G2POCR4	
	Group 2 Waveform Generation Control		
0155h	Register 5	G2POCR5	
0156h	Group 2 Waveform Generation Control	G2POCR6	
013011	Register 6	GZFOCKO	
0157h	Group 2 Waveform Generation Control Register 7	G2POCR7	
0158h	Register /		
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh 0160h			
0161h	Group 2 Base Timer Register	G2BT	330
0162h	Group 2 Base Timer Control Register 0	G2BCR0	330
0163h	Group 2 Base Timer Control Register 1	G2BCR1	331
0164h	Base Timer Start Register	BTSR	335
0165h	-		
0166h	Group 2 Function Enable Register		
		G2FE	334
0167h	Group 2 RTP Output Buffer Register	G2FE G2RTP	334
0168h	Group 2 RTP Output Buffer Register		334
0168h 0169h		G2RTP	
0168h 0169h 016Ah	Group 2 SI/O Communication Mode Register	G2RTP G2MR	394
0168h 0169h		G2RTP	
0168h 0169h 016Ah 016Bh 016Ch	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register	G2RTP G2MR G2CR	394
0168h 0169h 016Ah 016Bh 016Ch	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control	G2RTP G2MR	394 395
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register	G2RTP G2MR G2CR	394
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 016Fh	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register	G2RTP G2MR G2CR G2TB	394 395
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register	G2RTP G2MR G2CR G2TB	394 395 - 393
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register	G2RTP G2MR G2CR G2TB G2RB	394 395
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register	G2RTP G2MR G2CR G2TB G2RB IEAR	394 395 - 393
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register	G2RTP G2MR G2CR G2TB G2RB	394 395 393 396
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source	G2RTP G2MR G2CR G2TB G2RB IEAR	394 395 - 393
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF	394 395 393 396
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Eh 0170h 0177h 0177h 0173h 0174h 0174h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF	394 395 393 396
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 016Eh 0170h 0177h 01772h 0173h 0174h 0175h 0176h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source Detection Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF	394 395 393 396
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0177h 0172h 0173h 0174h 0175h 0176h 0177h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source Detection Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF	394 395 393 396
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 016Eh 0170h 0177h 01772h 0173h 0174h 0175h 0176h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source Detection Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF IERIF	394 395 393 396 397
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 01770h 01771h 0172h 0173h 0174h 0175h 0176h 0177h 0177h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source Detection Register Input Function Select Register B Input Function Select Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF IPSB IPSB IPS	394 395 393 396 397 486 486 485
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 0178h 0179h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source Detection Register Input Function Select Register B Input Function Select Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF IPSB IPSB IPS	394 395 393 396 397 486 486
0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 016Fh 0170h 0177h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0178h 0178h 0178h 0178h 0178h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source Detection Register Input Function Select Register B Input Function Select Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF IPSB IPSB IPS	394 395 393 396 397 486 486
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 0178h 0179h	Group 2 SI/O Communication Mode Register Group 2 SI/O Communication Control Register Group 2 SI/O Transmit Buffer Data Register Group 2 SI/O Receive Buffer Register Group 2 IEBus Address Register Group 2 IEBus Control Register Group 2 IEBus Transmit Interrupt Source Detection Register Group 2 IEBus Receive Interrupt Source Detection Register Input Function Select Register B Input Function Select Register	G2RTP G2MR G2CR G2TB G2RB IEAR IECR IETIF IPSB IPSB IPS	394 395 393 396 397 486 486

Address	Register	Symbol	Page
01C0h	UART5 Transmit/Receive Mode Register	U5MR	274
01C1h	UART5 Baud Rate Register	U5BRG	275
01C2h	UART5 Transmit Buffer Register	U5TB	277
01C3h			
01C4h	UART5 Transmit/Receive Control Register 0	U5C0	275
01C5h	UART5 Transmit/Receive Control Register 1	U5C1	276
01C6h	UART5 Receive Buffer Register	U5RB	277
01C7h	OARTS Receive Buildi Register		211
01C8h	UART6 Transmit/Receive Mode Register	U6MR	274
01C9h	UART6 Baud Rate Register	U6BRG	275
01CAh	UART6 Transmit Buffer Register	U6ТВ	277
01CBh	OARTO Hansilii Buller Register	OOTB	
01CCh	UART6 Transmit/Receive Control Register 0	U6C0	275
01CDh	UART6 Transmit/Receive Control Register 1	U6C1	276
01CEh	UART5 Receive Buffer Register	U6RB	277
01CFh	OARTS Receive bullet Register	UUKB	211
01D0h	UART5, UART6 Transmit/Receive Control Register	U56CON	276
01D1b	UART5, UART6 Input Pin Function Select	LIEGIC	272
01D1h	Register	U56IS	273
01D2h	_		
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h	RTP Output Buffer Register 0	RTP0R	
01D9h	RTP Output Buffer Register 1	RTP1R	450
01DAh	RTP Output Buffer Register 2	RTP2R	459
01DBh	RTP Output Buffer Register 3	RTP3R	
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	CAN0 Message Slot Buffer 0 Standard ID0	C0SLOT0_0	440
01E1h	CAN0 Message Slot Buffer 0 Standard ID1	C0SLOT0 1	443
01E2h	CAN0 Message Slot Buffer 0 Extended ID0	COSLOTO 2	
01E3h	CAN0 Message Slot Buffer 0 Extended ID1	COSLOTO 3	444
01E4h	CAN0 Message Slot Buffer 0 Extended ID2	C0SLOT0 4	
01E5h	CAN0 Message Slot Buffer 0 Data Length Code	C0SLOT0 5	445
01E6h	CAN0 Message Slot Buffer 0 Data 0	COSLOTO 6	
01E7h	CAN0 Message Slot Buffer 0 Data 1	COSLOTO 7	
01E8h	CAN0 Message Slot Buffer 0 Data 2	COSLOTO 8	
01E9h	CANO Message Slot Buffer 0 Data 3	COSLOTO_0	
01EAh	CANO Message Slot Buffer 0 Data 4	COSLOTO_3	
01EBh	CANO Message Slot Buffer 0 Data 5	COSLOTO_10	
01ECh	CANO Message Slot Buffer 0 Data 5	COSLOTO_11	446
01EDh	CANO Message Slot Buffer 0 Data 7	COSLOTO_12	
	CANO Message Slot Buffer 0 Time Stamp		
01EEh	High-Order	C0SLOT0_14	
01EFh	CANO Message Slot Buffer 0 Time Stamp Low-Order	COSLOTO_15	
01F0h	CANO Message Slot Buffer 1 Standard ID0	COSLOT1_0	443
01F1h	CANO Message Slot Buffer 1 Standard ID1	COSLOT1_1	
01F2h	CANO Message Slot Buffer 1 Extended ID0	COSLOT1_2	444
01F3h	CANO Message Slot Buffer 1 Extended ID1	COSLOT1_3	
01F4h	CANO Message Slot Buffer 1 Extended ID2	COSLOT1_4	445
01F5h	CANO Message Slot Buffer 1 Data Length Code	COSLOT1_5	
01F6h	CANO Message Slot Buffer 1 Data 0	COSLOT1_6	
01F7h	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	
01F8h	CAN0 Message Slot Buffer 1 Data 2	COSLOT1_8	
01F9h	CAN0 Message Slot Buffer 1 Data 3	COSLOT1_9	
01FAh	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	
01FBh	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	446
01FCh	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	
01FDh	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	
	CAN0 Message Slot Buffer 1 Time Stamp	COSLOT1 14	
01FEh	High-Order		

Blank spaces are reserved. No access is allowed

Address	Register	Symbol	Page
0200h 0201h	CAN0 Control Register 0	C0CTLR0	405
0201h 0202h		00070	
0203h	CAN0 Status Register	C0STR	410
0204h 0205h	CAN0 Extended ID Register	COIDR	413
0205h	DANIGO S. II. B. II.	000010	
0207h	CAN0 Configuration Register	C0CONR	414
0208h 0209h	CAN0 Time Stamp Register	C0TSR	417
0209H 020Ah	CAN0 Transmit Error Count Register	C0TEC	440
020Bh	CAN0 Receive Error Count Register	C0REC	418
020Ch 020Dh	CAN0 Slot Interrupt Status Register	C0SISTR	419
020Eh			
020Fh			
0210h 0211h	CAN0 Slot Interrupt Mask Register	C0SIMKR	421
021111 0212h			
0213h			
0214h	CANO Error Interrupt Mask Register	C0EIMKR	422
0215h 0216h	CAN0 Error Interrupt Status Register CAN0 Error Source Register	C0EISTR C0EFR	423 424
0217h	CANO Baud Rate Prescaler	COBRP	416
0218h		001:22	
0219h 021Ah	CAN0 Mode Register	C0MDR	426
021Bh			
021Ch			
021Dh 021Eh			
021En			
0220h	CAN0 Single Shot Control Register	COSSCTLR	428
0221h	CAIVO SINGLE SHOLL SOFILION REGISTER	OUGOOTER	720
0222h 0223h			
0224h	CANO Single Shot Status Degister	COSSSTR	430
0225h	CAN0 Single Shot Status Register	CUSSSIR	430
0226h 0227h			
0227h	CAN0 Global Mask Register Standard ID0	C0GMR0	432
0229h	CAN0 Global Mask Register Standard ID1	C0GMR1	433
022Ah 022Bh	CAN0 Global Mask Register Extended ID0 CAN0 Global Mask Register Extended ID1	C0GMR2 C0GMR3	434 435
022Ch	CANO Global Mask Register Extended ID1 CANO Global Mask Register Extended ID2	C0GMR4	436
022Dh			
022Eh 022Fh			
	CAN0 Message Slot 0 Control Register/	C0MCTL0/	
0230h	CAN0 Local Mask Register A Standard ID0	C0LMAR0	438/432
0231h	CAN0 Message Slot 1 Control Register/ CAN0 Local Mask Register A Standard ID1	C0MCTL1/ C0LMAR1	438/433
00001-	CAN0 Message Slot 2 Control Register/	COMCTL2/	400/404
0232h	CAN0 Local Mask Register A Extended ID0	C0LMAR2	438/434
0233h	CAN0 Message Slot 3 Control Register/ CAN0 Local Mask Register A Extended ID1	C0MCTL3/ C0LMAR3	438/435
0234h	CAN0 Message Slot 4 Control Register/	C0MCTL4/	438/436
	CAN0 Local Mask Register A Extended ID2 CAN0 Message Slot 5 Control Register	C0LMAR4 C0MCTL5	700/400
0235h 0236h	CANO Message Slot 5 Control Register CANO Message Slot 6 Control Register	COMCTL5	438
0237h	CAN0 Message Slot 7 Control Register	C0MCTL7	
0238h	CAN0 Message Slot 8 Control Register/ CAN0 Local Mask Register B Standard ID0	C0MCTL8/ C0LMBR0	438/432
0000-	CANO Message Slot 9 Control Register/	COMCTL9/	400/400
0239h	CAN0 Local Mask Register B Standard ID1	C0LMBR1	438/433
023Ah	CAN0 Message Slot 10 Control Register/ CAN0 Local Mask Register B Extended ID0	C0MCTL10/ C0LMBR2	438/434
023Bh	CAN0 Message Slot 11 Control Register/	C0MCTL11/	438/435
UZUDII	CANO Local Mask Register B Extended ID1	COMOTI 12/	+30/433
023Ch	CAN0 Message Slot 12 Control Register/ CAN0 Local Mask Register B Extended ID2	C0MCTL12/ C0LMBR4	438/436
	CAN0 Message Slot 13 Control Register	C0MCTL13	
	CAN0 Message Slot 14 Control Register CAN0 Message Slot 15 Control Register	COMCTL14	438
023Eh		C0MCTL15	442
023Eh 023Fh		COSBS	
023Eh 023Fh 0240h	CANO Slot Buffer Select Register CANO Control Register 1	C0SBS C0CTLR1	408
023Eh 023Fh 0240h 0241h 0242h	CAN0 Slot Buffer Select Register		
023Dh 023Eh 023Fh 0240h 0241h 0242h 0243h 0244h	CAN0 Slot Buffer Select Register CAN0 Control Register 1	C0CTLR1	408

Address	Register	Symbol	Page
0246h	register	Symbol	rage
0247h			
0248h			
0249h			
0249II 024Ah			
024AII 024Bh			
024BH 024Ch			
024Dh			
024Eh			
024Fh			
0250h	CAN1 Slot Buffer Select Register	C1SBS	442
0251h	CAN1 Control Register 1	C1CTLR1	408
0252h	CAN1 Sleep Control Register	C1SLPR	409
0253h			
0254h	CAN1 Acceptance Filter Support Register	C1AFS	447
0255h	CANT Acceptance Filter Support Register	CIAIS	447
0256h			
0257h			
0258h			
0259h			
025Ah		1	
025Bh			
025Ch			
025Dh			
025Eh		-	
025En			
025Fn 0260h	CANIA Magazago Clot Duffer O Chandard IDO	C1CLOTA	
	CAN1 Message Slot Buffer 0 Standard ID0	C1SLOT0_0	443
0261h	CAN1 Message Slot Buffer 0 Standard ID1	C1SLOT0_1	
0262h	CAN1 Message Slot Buffer 0 Extended ID0	C1SLOT0_2	444
0263h	CAN1 Message Slot Buffer 0 Extended ID1	C1SLOT0_3	
0264h	CAN1 Message Slot Buffer 0 Extended ID2	C1SLOT0_4	445
0265h	CAN1 Message Slot Buffer 0 Data Length Code	C1SLOT0_5	
0266h	CAN1 Message Slot Buffer 0 Data 0	C1SLOT0_6	
0267h	CAN1 Message Slot Buffer 0 Data 1	C1SLOT0_7	
0268h	CAN1 Message Slot Buffer 0 Data 2	C1SLOT0_8	
0269h	CAN1 Message Slot Buffer 0 Data 3	C1SLOT0_9	
026Ah	CAN1 Message Slot Buffer 0 Data 4	C1SLOT0_10	
026Bh	CAN1 Message Slot Buffer 0 Data 5	C1SLOT0_11	446
026Ch	CAN1 Message Slot Buffer 0 Data 6	C1SLOT0_12	440
026Dh	CAN1 Message Slot Buffer 0 Data 7	C1SLOT0 13	
	CAN1 Message Slot Buffer 0 Time Stamp	_	
026Eh	High-Order	C1SLOT0_14	
00051-	CAN1 Message Slot Buffer 0 Time Stamp	0401.070.45	
026Fh	Low-Order	C1SLOT0_15	
0270h	CAN1 Message Slot Buffer 1 Standard ID0	C1SLOT1 0	440
0271h	CAN1 Message Slot Buffer 1 Standard ID1	C1SLOT1 1	443
0272h	CAN1 Message Slot Buffer 1 Extended ID0	C1SLOT1 2	
0273h	CAN1 Message Slot Buffer 1 Extended ID1	C1SLOT1 3	444
0274h	CAN1 Message Slot Buffer 1 Extended ID2	C1SLOT1 4	
0275h	CAN1 Message Slot Buffer 1 Data Length Code	C1SLOT1 5	445
0276h	CAN1 Message Slot Buffer 1 Data 0	C1SLOT1 6	
0277h	CAN1 Message Slot Buffer 1 Data 1	C1SLOT1_0	
0277h	CAN1 Message Slot Buffer 1 Data 2	C1SLOT1_7	
0276H	CAN1 Message Slot Buffer 1 Data 2 CAN1 Message Slot Buffer 1 Data 3	C1SLOT1_8	
0279fi 027Ah	CAN1 Message Slot Buffer 1 Data 3	C1SLOT1_9	
027An	CAN1 Message Slot Buffer 1 Data 4 CAN1 Message Slot Buffer 1 Data 5	_	
	•	C1SLOT1_11	446
027Ch	CAN1 Message Slot Buffer 1 Data 6	C1SLOT1_12	
027Dh	CAN1 Message Slot Buffer 1 Data 7	C1SLOT1_13	
027Eh	CAN1 Message Slot Buffer 1 Time Stamp	C1SLOT1 14	
	High-Order		
027Fh	CAN1 Message Slot Buffer 1 Time Stamp	C1SLOT1_15	
	Low-Order		
0280h	CAN1 Control Register 0	C1CTLR0	405
0281h	<u> </u>		
0282h	CAN1 Status Register	C1STR	410
0283h			
0284h	CAN1 Extended ID Register	C1IDR	413
0285h			
0286h	CAN1 Configuration Register	C1CONR	414
0287h	Onivi Comiguration Negister	CICONK	714
0288h	CANIA Time Stemp Decists	CATOD	447
0289h	CAN1 Time Stamp Register	C1TSR	417
028Ah	CAN1 Transmit Error Count Register	C1TEC	440
028Bh	CAN1 Receive Error Count Register	C1REC	418
028Ch			
028Dh	CAN1 Slot Interrupt Status Register	C1SISTR	419
028Eh			
028Fh		1	
0201 II	İ	i	

Blank spaces are reserved. No access is allowed.

Address 02D4h 02D5h

Register

X10 Register, Y10 Register

Caption	Address	Pegister	Symbol	Page
0291h CAN1 Stot Interrupt Mask Register CTSIMKR 421 0293h CAN1 Error Interrupt Status Register CTEIMKR 422 0293h CAN1 Error Interrupt Status Register CTEISTR 423 0293h CAN1 Error Source Register CTERR 424 0293h CAN1 Burd Rate Prescaler C1BRP 416 0299h CAN1 Burd Rate Prescaler C1BRP 416 0299h CAN1 Mode Register C1MDR 426 0299h C299h C299h 416 0299h CAN1 Mode Register C1MDR 426 0299h C299h C299h 416 0299h CAN1 Mode Register C1MDR 426 0299h CAN1 Single Shot Control Register C1SSCTLR 428 0299h CAN1 Single Shot Status Register Canadard IDO C1SSCTLR 428 0290h CAN1 Single Shot Status Register Canadard IDO C1GMR0 432 02Ah CAN1 Global Mask Register Standard IDO C1GMR0 432 02Ah CAN1 Global Mask Registe		Register	Symbol	Page
02929h CAN1 Error Interrupt Mask Register C1EIMKR 422 0294h CAN1 Error Interrupt Status Register C1EISTR 423 0296h CAN1 Error Source Register C1EFR 424 0297h CAN1 Baud Rate Prescaler C1BRP 416 0298h CAN1 Baud Rate Prescaler C1MDR 426 0298h CAN1 Mode Register C1MDR 426 0299h CAN1 Mode Register C1MDR 426 0299h CAN1 Mode Register C1MDR 426 0299h C2A0h CAN1 Single Shot Control Register C1SSCTLR 428 0296h C2A0h CAN1 Single Shot Status Register C1SSCTLR 428 02A0h CAN1 Single Shot Status Register C1SSSTR 430 02A3h CAN1 Single Shot Status Register C1SSSTR 430 02A3h CAN1 Single Shot Status Register Standard IDO C1GMR0 432 02A3h CAN1 Single Shot Status Register Standard IDO C1GMR0 432 02A8h CAN1 Global Mask Register Standard IDO C1GMR0 </td <td></td> <td>CAN1 Slot Interrupt Mask Register</td> <td>C1SIMKR</td> <td>421</td>		CAN1 Slot Interrupt Mask Register	C1SIMKR	421
0293h CAN1 Error Interrupt Mask Register C1EIMKR 422 0295h CAN1 Error Interrupt Status Register C1EISTR 423 0296h CAN1 Error Source Register C1ERR 424 0297h CAN1 Baud Rate Prescaler C1BRP 416 0298h CAN1 Mode Register C1MDR 426 0298h C299h CAN1 Mode Register C1MDR 426 0298h C299h C290h 426 0298h C290h 426 428 0299h C290h 426 428 0299h C290h 428 428 0290h C290h 428 428 0297h C290h 428 428 0297h C284h CAN1 Single Shot Status Register C1SSCTLR 428 022Ah C2ACh 22AB 430 432 02A6h CAN1 Single Shot Status Register Standard ID0 C1GMR0 432 02A5h CAN1 Global Mask Register Standard ID0 C1GMR0 432				
02995h CAN1 Error Tosurce Register CTESTR 423 0298h CAN1 Error Source Register CTERR 424 0298h CAN1 Baud Rate Prescaler CTBRP 416 0298h CAN1 Mode Register CTMDR 426 0298h COAN1 Mode Register CTMDR 426 0298h CAN1 Mode Register CTMDR 426 0299h COAN1 CAN1 Single Shot Control Register CTSSCTLR 428 0292h CAN1 Single Shot Status Register Standard IDO CTSSSTR 430 02A3h CAN1 Single Shot Status Register Standard IDO CTGMR0 432 02A6h CAN1 Global Mask Register Standard IDO CTGMR0 432 02A7h CAN1 Global Mask Register Standard IDO CTGMR2 434 02A8h CAN1 Global Mask Register Extended IDO CTGMR4 435 02A9h<				
02995h CAN1 Error Interrupt Status Register C1ESTR 423 02997h CAN1 Error Source Register C1ERP 416 0299h CAN1 Baud Rate Prescaler C1ERP 416 0299h CAN1 Mode Register C1MDR 426 0299h C299h C290h 426 0299h C292h C292h 426 0299h C292h C292h 428 0292h C292h C292h 428 0292h C292h C292h 428 0292h C292h C292h C292h 428 0292h C292h C292h C292h 428 02240h CAN1 Single Shot Status Register C1SSSTR 430 02245h CAN1 Single Shot Status Register Standard IDO C1GMR0 432 02245h CAN1 Global Mask Register Standard IDO C1GMR1 433 02247h CAN1 Global Mask Register Extended IDO C1GMR1 433 022Ach CAN1 Global Mask Register Standard IDO C1GMR4 436		CAN1 Error Interrupt Mask Register	C1EIMKR	422
0299h CAN1 Error Source Register C1EFR 424 0299h CAN1 Baud Rate Prescaler C1BRP 416 0299h CAN1 Mode Register C1MDR 426 0299h C299h CAN1 Mode Register C1MDR 426 0299h C299h C290h C290h C290h 0299h C290h C299h C290h C299h 0200h C299h C200h C299h C224h 022A1h CAN1 Single Shot Control Register C1SSCTLR 428 02A3h C2A3h C22Ah C22Ah C22Ah 02A7h CAN1 Single Shot Status Register C1SSSTR 430 02A7h C2ASh CAN1 Global Mask Register Standard ID0 C1GMR0 432 02A9h CAN1 Global Mask Register Standard ID1 C1GMR1 433 02A9h CAN1 Global Mask Register Extended ID1 C1GMR4 436 02A9h CAN1 Message Slot 0 Control Register/ C1GMR4 436 02A9h CAN1 Message Slot 1 Control Register/ C1GMR14 <td>0295h</td> <td></td> <td>C1EISTR</td> <td>423</td>	0295h		C1EISTR	423
0299h CAN1 Baud Rate Prescaler C1BRP 416 0299h CAN1 Mode Register C1MDR 426 0299h CAN1 Mode Register C1MDR 426 0299h C290h 0 0 0290h 0 0 0 0291h 0 0 0 0292h 0 0 0 0294h 0 0 0 0247h 0 0 0 0243h 0 0 0 0243h 0 0 0 0243h 0 0 0 0246h 0 0 0 0247h 0 0 0 0 02246h 0 0 0 0 0 02247h 0 <	0296h			424
0299h CAN1 Mode Register C1MDR 426 029Ah C29Ah C1MDR 426 029Ah C29Ah C29Ch C29Ch 029Ch C29Ch C29Ch C29Ch 029Eh C29Eh C22ADh C22ACh C22ACh 02A1h CAN1 Single Shot Status Register C1SSSTR 430 02A5h C2AGh C2AGh C2AGh C2AGh 02A6h C2AGh CAN1 Global Mask Register Standard IDO C1GMR0 432 02A6h C2AGh CAN1 Global Mask Register Extended IDO C1GMR1 433 02A6h CAN1 Global Mask Register Extended IDO C1GMR2 434 02A6h CAN1 Global Mask Register Extended IDO C1GMR4 436 02A0h CAN1 Global Mask Register Extended IDO C1GMR4 436 02A0h CAN1 Global Mask Register Extended IDO C1GMR4 436 02A0h CAN1 Global Mask Register Extended IDO C1GMR4 436 02Ah CAN1 Global Mask Register Extended IDO C1LMR4 438/432	0297h		C1BRP	416
0292Ah CO29Ch 029Ch C29Dh 029Ch C29Dh 029Fh C29Ph 029Ch CAN1 Single Shot Control Register C1SSCTLR 022A1h CAN1 Single Shot Status Register C1SSSTR 02A3h CAN1 Single Shot Status Register C1SSSTR 02A3h CAN1 Global Mask Register Standard ID0 C1GMR0 02A8h CAN1 Global Mask Register Extended ID0 C1GMR1 02A9h CAN1 Global Mask Register Extended ID1 C1GMR1 02A9h CAN1 Global Mask Register Extended ID2 C1GMR1 02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 02ABh CAN1 Global Mask Register Astandard ID1 C1GMR1 02ABh CAN1 Global Mask Register Astandard ID2 C1GMR4 02ABh CAN1 Message Slot 0 Control Register/ C1MCTL0/ 02Bh CAN1 Message Slot 2 Control Register/ C1MCTL1/ 02Bh CAN1 Message Slot 2 Control Register/ C1MCTL1/ 02Bh CAN1 Message Slot 3 Control Register/ C1MCTL4/ 02Bh CAN1 Message Slot 3 Control Register <td>0298h</td> <td></td> <td></td> <td></td>	0298h			
0292Ah CO29Ch 029Ch C29Dh 029Ch C29Dh 029Fh C29Ph 029Ch CAN1 Single Shot Control Register C1SSCTLR 022A1h CAN1 Single Shot Status Register C1SSSTR 02A3h CAN1 Single Shot Status Register C1SSSTR 02A3h CAN1 Global Mask Register Standard ID0 C1GMR0 02A8h CAN1 Global Mask Register Extended ID0 C1GMR1 02A9h CAN1 Global Mask Register Extended ID1 C1GMR1 02A9h CAN1 Global Mask Register Extended ID2 C1GMR1 02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 02ABh CAN1 Global Mask Register Astandard ID1 C1GMR1 02ABh CAN1 Global Mask Register Astandard ID2 C1GMR4 02ABh CAN1 Message Slot 0 Control Register/ C1MCTL0/ 02Bh CAN1 Message Slot 2 Control Register/ C1MCTL1/ 02Bh CAN1 Message Slot 2 Control Register/ C1MCTL1/ 02Bh CAN1 Message Slot 3 Control Register/ C1MCTL4/ 02Bh CAN1 Message Slot 3 Control Register <td>0299h</td> <td>CAN1 Mode Register</td> <td>C1MDR</td> <td>426</td>	0299h	CAN1 Mode Register	C1MDR	426
0292Dh 0292Dh 0292Dh 0292Ph 0292Ph 0292Ph 0292Ph 0292Ph 0292Ph 0292Ph 0292Ph 0292Ph 022A1h 02A2Ph 022A3h 02A4h 022A5h 02A6h 022A6h 02A7h 02A7h 02A1 Siopla Mask Register Standard ID1 C1GMR0 02A9h 02AN1 Global Mask Register Standard ID1 C1GMR1 433 02A9h 02AN1 Global Mask Register Extended ID2 C1GMR1 433 02A9h 02AN1 Global Mask Register Extended ID2 C1GMR1 433 02A9h 02AN1 Global Mask Register Extended ID2 C1GMR1 436 02ABh 02AN1 Global Mask Register Extended ID2 C1GMR4 436 02ABh 02AN1 Global Mask Register Extended ID2 C1GMR4 436 02ABh 02AN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL0/ CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register Extended ID2 C1MCTL0/ C1MAR2 438/433 02Bh 02AN1 Message Slot 3 Control Register/ CAN1 Local	029Ah	•		
029Dh 029Eh 029Fh 0220H 022A0h CAN1 Single Shot Control Register C1SSCTLR 02A3h 02A3h 02A3h 02A3h 02A4h CAN1 Single Shot Status Register C1SSSTR 02A6h 02A5h 02A7h 02A6h 02A7h 02A8h 02A8h CAN1 Global Mask Register Standard ID0 C1GMR0 02A9h CAN1 Global Mask Register Extended ID0 C1GMR1 02A9h CAN1 Global Mask Register Extended ID0 C1GMR2 02ABh CAN1 Global Mask Register Extended ID2 C1GMR4 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 02ADh CAN1 Message Slot 1 Control Register/ C1GMR4 02Bh CAN1 Message Slot 1 Control Register/ C1MCTL0/ 02Bh CAN1 Message Slot 2 Control Register/ C1MCTL2/ 02Bh CAN1 Message Slot 3 Control Register/ C1MCTL2/ 02Bh CAN1 Message Slot 3 Control Register/ C1MCTL3/ 02Bh CAN1 Message Slot 3 Control Register C1MCTL8/	029Bh			
029Eh 029Fh 022ADh 02A1h 02A1h 02A2h 02A3h	029Ch			
0297h 022A1h 022A2h 022A36 022A36 022A3h 022A36 022A36 022A36 022A36 022A36 022A36 022A36 022A36 022A36 022A36 0	029Dh			
02A0h 02A1h 02A2h 02A3h 02A3h 02A3h 02A3h 02A6h 0	029Eh			
OZA1h OZA2h OZA2	029Fh			
02A1h 02A2h 02A3h 02A3h 02A4h 02A3h 02A3h 02A6h 02A6h 02A8h 02A6h 02A6h 02A8h 0AN1 Global Mask Register Standard ID0 C1GMR0 02A8h CAN1 Global Mask Register Standard ID1 C1GMR1 02A9h CAN1 Global Mask Register Extended ID0 C1GMR2 02ABh CAN1 Global Mask Register Extended ID0 C1GMR2 02ACh CAN1 Global Mask Register Extended ID1 C1GMR2 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 02ACh CAN1 Global Mask Register A Standard ID0 C1GMR4 02ACh CAN1 Message Slot 0 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL0/ CAN1 Local Mask Register A Extended ID0 02Bh CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL2/ C1LMAR3 02Bh CAN1 Message Slot 5 Control Register/ CAN1 Local Mask Register B Extended ID2 C1MCTL3/ C1MCTL3/ C1MCTL3/ CAN1 Local Mask Register B Standard ID1 C1MCTL3/ C1MCTL5/ C2AN1 Message Slot 9 Control Register/ CAN1 Message Slot 15 Control Register/ CAN1 Message Slot 15 Co	02A0h	CANIA Single Shot Central Register	C1CCCTI D	420
02A3h 02A4h CAN1 Single Shot Status Register C1SSSTR 430 02A5h 02A6h C2A7h C2A6h C1SSSTR 430 02A6h 02A7h CAN1 Global Mask Register Standard ID1 C1GMR0 432 02A9h CAN1 Global Mask Register Standard ID1 C1GMR1 433 02AAh CAN1 Global Mask Register Extended ID0 C1GMR3 435 02ADh CAN1 Global Mask Register Extended ID1 C1GMR3 435 02ADh CAN1 Global Mask Register Extended ID2 C1MCTL0/ 438(436) 02ADh CAN1 Message Slot 1 Control Register/ C1MCTL0/ 438(432) 02AFh CAN1 Message Slot 1 Control Register/ C1MCTL0/ 438(432) 02B0h CAN1 Message Slot 2 Control Register/ C1MCTL0/ 438(433) 02B1h CAN1 Message Slot 3 Control Register/ C1MCTL0/ 438(433) 02B2h CAN1 Message Slot 3 Control Register/ C1MCTL0/ 438(434) 02B3h CAN1 Message Slot 5 Control Register C1MCTL0/ 438(434) 02B4h CAN1 Message Slot 5 Control Register	02A1h	CAN I Single Shot Control Register	CISSCILK	420
02A4h 02A5h 02A6h 02A7h 02A6h 02A7h 02A8h 02B88h 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88 02B88	02A2h			
02A5h CAN1 Single Shot Status Register C1SS1R 430 02A6h 02A6h 02A6h 02A6h 02A6h 02A8h CAN1 Global Mask Register Standard ID0 C1GMR0 432 02A8h CAN1 Global Mask Register Extended ID1 C1GMR2 434 02A9h CAN1 Global Mask Register Extended ID1 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 435 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ACh CAN1 Global Mask Register Extended ID2 C1MCTL2/ 438/436 02ACh CAN1 Global Mask Register A Standard ID0 C1MCTL2/ C1MCTL2/ 438/432 02Bh CAN1 Message Slot 1 Control Register/ C1MCTL2/ C1MCTL2/ 438/432 02Bh CAN1 Message Slot 4 Control Register/ C1MCTL3/ 438/433 02Bh CAN1 Message Slot 5 Control Register/ C1MCTL4/ C1MCTL4/ 438/435 02Bh CAN1 Message Slot 6 Control Register <td< td=""><td>02A3h</td><td></td><td></td><td></td></td<>	02A3h			
02A5h 02A7h 02A7h 02A8h CAN1 Global Mask Register Standard ID1 C1GMR0 432 02A9h CAN1 Global Mask Register Standard ID1 C1GMR1 433 02AAh CAN1 Global Mask Register Extended ID0 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID1 C1GMR2 434 02ADh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ADh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ADh CAN1 Global Mask Register Astandard ID1 C1MCTL0/ 438/432 02BD CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1LMAR0 438/432 02B1h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1MCTL0/ 438/433 02B2h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL2/ 438/434 02B3h CAN1 Message Slot 5 Control Register/ CAN1 Local Mask Register Extended ID1 C1MCTL3/ 438/436 02B5h CAN1 Message Slot 8 Control Register/ CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1MCTL3/ <	02A4h	CANIA Single Shot Status Beginter	CACCCTD	420
02A7h CAN1 Global Mask Register Standard ID0 C1GMR0 432 02A9h CAN1 Global Mask Register Standard ID1 C1GMR1 433 02A9h CAN1 Global Mask Register Extended ID0 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID0 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID1 C1GMR4 436 02ADh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02AEh C2AH C1MCTL0 438/432 02AFh CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID0 C1MCTL1/ CAN1 Local Mask Register A Standard ID1 438/432 02B1h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1LMAR0 438/433 02B2h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1LMAR2 438/434 02B3h CAN1 Message Slot 5 Control Register C1MCTL3/ C1LMAR3 438/435 02B4h CAN1 Message Slot 5 Control Register C1MCTL4/ C1LMAR4 438/436 02B5h CAN1 Message Slot 8 Control Register C1MCTL7/ C2N1 Local Mask Register B Standard ID1	02A5h	CAN'T Single Shot Status Register	C15551R	430
02A8h CAN1 Global Mask Register Standard ID0 C1GMR0 432 02A9h CAN1 Global Mask Register Standard ID1 C1GMR1 433 02A9h CAN1 Global Mask Register Extended ID0 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 435 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ADh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ADh CAN1 Message Slot 0 Control Register/ CAN1 Local Mask Register A Standard ID0 C1LMAR0 438/432 02B0h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1LMAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1LMAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1LMAR3 438/436 02B4h CAN1 Message Slot 5 Control Register/ CAN1 Message Slot 6 Control Register/ CAN1 Message Slot 7 Control Register C1MCTL4/ CAN1 Message Slot 8 Control Register C1MCTL5/ C1MCTL5 438/436 02B5h CAN1 Message Slot 12 Control Register/ CAN1 Message Slot 13 Control Register C1MCTL				
02A9h CAN1 Global Mask Register Standard ID1 C1GMR1 433 02AAh CAN1 Global Mask Register Extended ID0 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 435 02ACh CAN1 Global Mask Register Extended ID2 C1MR4 436 02ACh CAN1 Global Mask Register Extended ID2 C1MCTL0/ 436 02ACh CAN1 Message Slot 0 Control Register/ C1MCTL0/ 438/432 02B0h CAN1 Message Slot 1 Control Register/ C1MCTL0/ 438/432 02B1h CAN1 Message Slot 2 Control Register/ C1MCTL1/ C1MCTL1/ 02B1h CAN1 Message Slot 2 Control Register/ C1MCTL2/ C1MCTL3/ 02B2h CAN1 Message Slot 3 Control Register/ C1MCTL3/ 438/434 02B3h CAN1 Message Slot 4 Control Register/ C1MCTL3/ 438/435 02B4h CAN1 Message Slot 5 Control Register C1MCTL3/ 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5/ 438 02B6h CAN1 Message Slot 6 Control Register C1MCTL6/ 438/432	02A7h			
02A9h CAN1 Global Mask Register Standard ID1 C1GMR1 433 02AAh CAN1 Global Mask Register Extended ID0 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 435 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ACh CAN1 Global Mask Register Extended ID2 C1MCTL0/ 438 02AEh CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID0 C1LMAR0 438/432 02B1h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID0 C1LMAR0 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1LMAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1LMAR3 438/435 02B4h CAN1 Message Slot 5 Control Register/ CAN1 Message Slot 5 Control Register C1MCTL3/ C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5/ C1LMAR4 438/436 02B6h CAN1 Message Slot 6 Control Register C1MCTL6/ C1LMCTL6/ CAN1 Local Mask Register B Standard ID0 C1LMBR1 02Bh		CAN1 Global Mask Register Standard ID0	C1GMR0	432
02AAh CAN1 Global Mask Register Extended ID0 C1GMR2 434 02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 435 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ACh CAN1 Global Mask Register Extended ID2 C1MCTL0 436 02ACh CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL0/ C1LMAR2 438/432 02B1h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL1/ C1LMAR2 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL2/ C1LMAR2 438/434 02B3h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL4/ C1LMAR3 438/435 02B4h CAN1 Message Slot 5 Control Register/ CAN1 Message Slot 6 Control Register C1MCTL4/ C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL6/ C1LMBR0 438/432 02B6h CAN1 Message Slot 10 Control Register C1MCTL8/ C1LMBR0 438/432 02Bh <			C1GMR1	
02ABh CAN1 Global Mask Register Extended ID1 C1GMR3 435 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ACh CAN1 Global Mask Register Extended ID2 C1GMR4 436 02ADh CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID0 C1MCTL0/ C1LMAR0 438/432 02B1h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL1/ C1LMAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1MCTL2/ C1LMAR2 438/434 02B3h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register Extended ID1 C1MCTL3/ C1LMAR3 438/435 02B4h CAN1 Message Slot 5 Control Register/ CAN1 Message Slot 5 Control Register C1MCTL5/ C1MCTL5 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5/ C1MCTL5 438/436 02B6h CAN1 Message Slot 7 Control Register C1MCTL5/ C1MCTL7/ CAN1 Local Mask Register B Standard ID1 C1MCTL6/ C1MCTL9/ CAN1 Local Mask Register B Standard ID1 C1MCTL9/ C1MBR2 438/432 02B6h CAN1 Message Slot 11 Control Register/ CAN1 Message Slot 12 Control Register/ CAN1 Message Slot 13 Control Register C1MC				
02ACh 02ADh 02AEh 02AEh 02AEh 02AEh 02AEh 02AEh C1GMR4 436 02AEh 02AEh 02AEh 02AEh 02Bh 02Bh 02Bh 02Bh 02Bh 02Bh 02Bh 02B				
02ADh 02AEh 02AFh 02AFh 02B0h CAN1 Message Slot 0 Control Register/ CAN1 Local Mask Register A Standard ID0 C1MCTL0/ C1LMAR0 438/432 02B1h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL1/ C1MAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1MCTL2/ C1MAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL3/ C1LMAR3 438/435 02B4h CAN1 Message Slot 5 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL3/ C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register/ CAN1 Message Slot 5 Control Register C1MCTL5/ C1MCTL6 438 02B6h CAN1 Message Slot 6 Control Register C1MCTL6/ C1LMBR0 438/432 02B7h CAN1 Message Slot 7 Control Register C1MCTL6/ CAN1 Local Mask Register B Standard ID0 438/432 02B8h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Extended ID0 C1MCTL9/ C1LMBR0 438/433 02Bh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ C1LMBR2 438/435				
02AEh 02AFh CAN1 Message Slot 0 Control Register/ CAN1 Local Mask Register A Standard ID0 C1MCTL0/ C1MAR0 438/432 02B0h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL1/ C1MAR1 438/433 02B1h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL1/ C1MAR1 438/434 02B2h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL3/ C1MAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL4/ C1MAR3 438/435 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL4/ C1MAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL6/ C1MAR4 438/436 02B6h CAN1 Message Slot 6 Control Register C1MCTL6/ C1MAR4 438/436 02B7h CAN1 Message Slot 7 Control Register C1MCTL6/ C1MAR4 438/432 02B8h CAN1 Message Slot 9 Control Register C1MCTL6/ C1MCTL6/ C1MCTL6/ C1MCTL6/ C2N1 Local Mask Register B Standard ID1 438/433 02Bh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL1/2/ C1MCTL1/2 C1MCTL1/2 C1MCT		The state of the s		
02AFh CAN1 Message Slot 0 Control Register/ CAN1 Local Mask Register A Standard ID0 C1MCTL0/ C1LMAR0 02B1h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL1/ C1LMAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1LMAR1 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL3/ C1LMAR3 438/435 02B4h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL4/ C1LMAR3 438/435 02B5h CAN1 Message Slot 5 Control Register CAN1 Local Mask Register A Extended ID2 C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register CAN1 Message Slot 6 Control Register CAN1 Message Slot 7 Control Register CAN1 Local Mask Register B Standard ID0 C1MCTL8/ C1MBR0 438/432 02B7h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1LMBR0 C1MCTL9/ CAN1 Local Mask Register B Extended ID0 C1MCTL9/ CAN1 Local Mask Register B Extended ID1 C1MCTL9/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ CAN1 Local Mask Register B Extended ID1 C1MCTL11/ C1MBR0 C1MCTL11/ C1MBR0 C1MCTL11/ C1MBR0 C1MCTL11/ C1MBR0 C3M1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Standard ID1<			1	
02B0h CAN1 Message Slot 0 Control Register/ CAN1 Local Mask Register A Standard ID0 C1LMAR0 438/432 02B1h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1LMAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1LMAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1LMAR2 438/435 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1LMAR3 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL4/ CAN1 Local Mask Register B Extended ID2 438/436 02B6h CAN1 Message Slot 5 Control Register C1MCTL5 438 02B6h CAN1 Message Slot 6 Control Register C1MCTL6 438 02B7h CAN1 Message Slot 8 Control Register C1MCTL6 438/432 02B8h CAN1 Message Slot 10 Control Register C1MCTL6 438/433 02B9h CAN1 Message Slot 10 Control Register C1MCTL6 438/433 02Bh CAN1 Message Slot 10 Control Register C1MCTL10/2 C1LMBR1 438/433 02B				
02B011 CAN1 Local Mask Register A Standard ID0 C1LMAR0 4-95/432 02B1h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 CTIMCTL1/ C1LMAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1LMAR2 C1LMAR3 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL3/ C1LMAR3 438/435 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register B Extended ID2 C1MCTL4/ C1LMAR4 438/436 02B5h CAN1 Message Slot 6 Control Register C1MCTL5 438 02B6h CAN1 Message Slot 6 Control Register C1MCTL5 438 02B7h CAN1 Message Slot 7 Control Register C1MCTL6 438/432 02B8h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1MBR1 438/432 02B9h CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1MCTL9/ C1MBR1 438/433 02Bh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL11/ C1MBR2 438/435 02Bh CAN1 Message Slot 13 Control Register C1M		CAN1 Message Slot 0 Control Register/	C1MCTL0/	
02B1h CAN1 Message Slot 1 Control Register/ CAN1 Local Mask Register A Standard ID1 C1MCTL1/ C1LMAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1MCTL2/ C1LMAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL3/ C1LMAR3 438/435 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL4/ C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5/ C1MCTL5 438 02B6h CAN1 Message Slot 6 Control Register C1MCTL6 438 02B7h CAN1 Message Slot 7 Control Register C1MCTL7 C1MCTL8/ CAN1 Local Mask Register B Standard ID0 C1MCTL8/ C1MBR0 438/432 02B9h CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Standard ID1 C1MCTL9/ C1MBR1 438/433 02Bh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ C1LMBR3 438/434 02Bh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ C1LMBR3 438/435 02Bh CAN1 Message Slot 13 Control Register C1MCTL12/ C1LMBR3 <td< td=""><td>02B0h</td><td></td><td></td><td>438/432</td></td<>	02B0h			438/432
02B III CAN1 Local Mask Register A Standard ID1 C1LMAR1 438/433 02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1LMAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1LMAR3 438/435 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL4/ C1LMAR3 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5/ C1LMAR4 438/436 02B6h CAN1 Message Slot 6 Control Register C1MCTL6/ C1MCTL6 438 02B7h CAN1 Message Slot 7 Control Register/ CAN1 Local Mask Register B Standard ID0 C1MCTL9/ C1LMBR0 438/432 02B9h CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Standard ID0 C1LMBR1 438/433 02B4h CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR1 438/433 02B4h CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ C1LMBR3 438/435 02B6h CAN1 Message Slot 13 Control Register C1MCTL12/ C1MCTL13 438/436 02B7h CAN1 Message Slot 15 Control Register	00041			100/100
02B2h CAN1 Message Slot 2 Control Register/ CAN1 Local Mask Register A Extended ID0 C1MCTL2/ C1LMAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1MCTL3/ C1LMAR3 438/435 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL4/ C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5 438 02B6h CAN1 Message Slot 6 Control Register C1MCTL5 438 02B7h CAN1 Message Slot 7 Control Register C1MCTL6 438 02B8h CAN1 Message Slot 8 Control Register/ CAN1 Local Mask Register B Standard ID1 C1LMBR0 438/432 02B8h CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL9/ C1LMBR2 438/433 02BAh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ C1LMBR2 438/434 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL11/ C1LMBR3 438/436 02BCh CAN1 Message Slot 13 Control Register C1MCTL13/ C1LMBR4 438/436 02BCh CAN1 Message Slot 15 Control Register	02B1h			438/433
02B2H1 CAN1 Local Mask Register A Extended ID0 C1LMAR2 438/434 02B3h CAN1 Message Slot 3 Control Register/ CAN1 Local Mask Register A Extended ID1 C1LMAR3 438/435 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL4/ C1LMAR4 438/436 02B6h CAN1 Message Slot 6 Control Register C1MCTL6 438 02B7h CAN1 Message Slot 7 Control Register C1MCTL7 438/432 02B8h CAN1 Message Slot 8 Control Register/ CAN1 Local Mask Register B Standard ID0 C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR1 438/433 02BAh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR2 438/434 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL11/2 438/435 02BCh CAN1 Message Slot 13 Control Register C1MCTL13 438/436 02BCh CAN1 Message Slot 15 Control Register C1MCTL15 438 02BFh	00001-		C1MCTL2/	400/404
02B311 CAN1 Local Mask Register A Extended ID1 C1LMAR3 438/436 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL4/ C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5 C1MCTL5 02B6h CAN1 Message Slot 6 Control Register C1MCTL6 438 02B7h CAN1 Message Slot 7 Control Register C1MCTL6 438 02B8h CAN1 Message Slot 8 Control Register C1MCTL6/ CAN1 Local Mask Register B Standard ID0 C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1LMBR0 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR2 438/434 02BAh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR2 438/435 02BCh CAN1 Message Slot 13 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR3 438/436 02BCh CAN1 Message Slot 14 Control Register C1MCTL12/ CAN1 Message Slot 15 Control Register C1MCTL13 438/436 02BFh CAN1 Message Slot 15 Control Register	02B2N		C1LMAR2	438/434
CAN1 Local Mask Register A Extended ID1 C1LMAR3 02B4h CAN1 Message Slot 4 Control Register/ CAN1 Local Mask Register A Extended ID2 C1MCTL4/ C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5 C1MCTL5 02B6h CAN1 Message Slot 6 Control Register C1MCTL6 438 02B7h CAN1 Message Slot 7 Control Register C1MCTL7 438/432 02B8h CAN1 Message Slot 8 Control Register/ CAN1 Local Mask Register B Standard ID0 C1MGTL8/ C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR0 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR1 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR2 438/435 02BCh CAN1 Message Slot 13 Control Register C1MCTL12/ C1LMBR3 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL12/ C1LMBR3 438/436 02BCh CAN1 Message Slot 14 Control Register C1MCTL13/ C1LMBR3 438/436 02BTh CAN1 Message Slot 3 Control Register <td>02B3h</td> <td>CAN1 Message Slot 3 Control Register/</td> <td>C1MCTL3/</td> <td>138/135</td>	02B3h	CAN1 Message Slot 3 Control Register/	C1MCTL3/	138/135
02B5h CAN1 Local Mask Register A Extended ID2 C1LMAR4 438/436 02B5h CAN1 Message Slot 5 Control Register C1MCTL5 02B6h CAN1 Message Slot 6 Control Register C1MCTL6 02B7h CAN1 Message Slot 6 Control Register C1MCTL7 02B8h CAN1 Message Slot 7 Control Register/ CAN1 Local Mask Register B Standard ID0 C1MCTL9/ C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1MCTL9/ C1LMBR0 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1MCTL10/ C1LMBR2 438/433 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ C1LMBR2 438/436 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL12/ C1LMBR3 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL12/ C1LMBR3 438/436 02BDh CAN1 Message Slot 15 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL14 438 02Ch X0 Register, Y0 Register X1R, Y1R	026311	CAN1 Local Mask Register A Extended ID1	C1LMAR3	436/433
CAN1 Local Mask Register A Extended ID2	02B4h			438/436
02B6h CAN1 Message Slot 6 Control Register C1MCTL6 438 02B7h CAN1 Message Slot 7 Control Register C1MCTL7 438 02B8h CAN1 Message Slot 8 Control Register/ CAN1 Local Mask Register B Standard ID0 C1MCTL8/ C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1LMBR1 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR1 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR2 438/434 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR3 438/436 02BCh CAN1 Message Slot 13 Control Register C1MCTL12/ C1LMBR4 438/436 02BCh CAN1 Message Slot 14 Control Register C1MCTL13 438 02BEh CAN1 Message Slot 15 Control Register C1MCTL14 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL14 438 02Ch X0 Register, Y0 Register X1R, Y1R X1R, Y1R 02Ch X2 Register, Y3 Register X2R,				400/400
02B7h CAN1 Message Slot 7 Control Register C1MCTL7 02B8h CAN1 Message Slot 8 Control Register/ CAN1 Local Mask Register B Standard ID0 C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1MCTL9/ C1LMBR0 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR1 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR2 438/435 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL11/ C1LMBR3 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL14 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 438 02C1h X0 Register, Y0 Register X1R, Y1R X1R, Y1R 02C2h X1 Register, Y1 Register X2R, Y2R X2R, Y2R 02C5h X2Ch X4 Register, Y5 Register X5R, Y				
02B8h CAN1 Message Slot 8 Control Register/ CAN1 Local Mask Register B Standard ID0 C1MCTL8/ C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 CAN1 Local Mask Register B Standard ID1 CAN1 Local Mask Register B Extended ID0 C1MCTL9/ C1LMBR1 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR2 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL10/ C1LMBR3 438/435 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL12/ C1LMBR3 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL12/ C1LMBR3 438/436 02BDh CAN1 Message Slot 15 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL13 438 02C1h X0 Register, Y0 Register X1R, Y1R X1R, Y1R 02C3h X2 Register, Y2 Register X2R, Y2R 02C3h X3 Register, Y3 Register X4R, Y4R X4R, Y4R 02C8h X2C8h X5 Register, Y5 Register X5R, Y5R 02C6h </td <td></td> <td></td> <td></td> <td>438</td>				438
02B01 CAN1 Local Mask Register B Standard IDO C1LMBR0 438/432 02B9h CAN1 Message Slot 9 Control Register/ CAN1 Local Mask Register B Standard ID1 C1LMBR1 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR2 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR2 438/434 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR3 438/435 02BCh CAN1 Message Slot 13 Control Register/ CAN1 Message Slot 14 Control Register C1MCTL12/ C1LMBR4 438/436 02BFh CAN1 Message Slot 15 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 438 02C0h X0 Register, Y0 Register X0R, Y0R X1R, Y1R 02C2h X2C3h X2 Register, Y2 Register X2R, Y2R 02C3h X3 Register, Y3 Register X4R, Y4R 318 02C3h X4 Register, Y5 Register X5R, Y5R 318 02C3h X5 Register, Y6 Register X6R, Y6R X7R, Y7R	02B7h			
CAN1 Local Mask Register B Standard IDU C1LMBR0	02B8h			438/432
02B9h CAN1 Local Mask Register B Standard ID1 C1LMBR1 438/433 02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR1 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL11/ C1LMBR3 438/435 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL12/ C1LMBR3 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL14 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL14 438 02C1h X0 Register, Y0 Register X0R, Y0R X1R, Y1R 02C2h X1 Register, Y2 Register X2R, Y2R X2R, Y2R 02C3h X3 Register, Y3 Register X3R, Y3R X4R, Y4R 02C3h X4 Register, Y5 Register X5R, Y5R X5R, Y5R 02C3h X5 Register, Y6 Register X6R, Y6R X6R, Y6R 02C5h X6 Regi				
02BAh CAN1 Message Slot 10 Control Register/ CAN1 Local Mask Register B Extended ID0 C1LMBR2 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR2 438/434 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR3 438/435 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR4 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL14 438 02Ch X0 Register, Y0 Register X0R, Y0R X0R, Y0R 02C2h X1 Register, Y1 Register X1R, Y1R X2R, Y2R 02C3h X2 Register, Y2 Register X2R, Y2R X2R, Y2R 02C3h X3 Register, Y3 Register X3R, Y3R X4R, Y4R 02C8h X2C9h X4 Register, Y5 Register X5R, Y5R 02C8h X2C9h X5 Register, Y6 Register X5R, Y6R 02CDh X6 Register, Y7 Register X7R, Y7R 02CFh X7 Register, Y8 Register <td< td=""><td>02B9h</td><td></td><td></td><td>438/433</td></td<>	02B9h			438/433
02BAII CAN1 Local Mask Register B Extended ID0 C1LMBR2 438/434 02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR3 438/435 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR4 438/436 02BDh CAN1 Message Slot 13 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL12/ C1LMBR4 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL14 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 438 02C0h X0 Register, Y0 Register X0R, Y0R X0R, Y0R 02C2h X1 Register, Y1 Register X1R, Y1R X2R, Y2R 02C3h X2 Register, Y2 Register X2R, Y2R X3R, Y3R 02C3h X3 Register, Y3 Register X4R, Y4R X4R, Y4R 02C3h X2C3h X5 Register, Y5 Register X5R, Y5R 02C3h X6 Register, Y6 Register X6R, Y6R 02C5h X6 Register, Y7 Register X7R, Y7R 02C5h X7 Register, Y8 Register X8R, Y8R 02C5				
02BBh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR3 438/435 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR4 438/436 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Message Slot 13 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 14 Control Register C1MCTL14 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 438 02C0h X0 Register, Y0 Register X0R, Y0R X0R, Y0R 02C1h X0 Register, Y1 Register X1R, Y1R X1R, Y1R 02C3h X2 Register, Y2 Register X2R, Y2R X2R, Y2R 02C3h X3 Register, Y3 Register X3R, Y3R X3R, Y3R 02C3h X4 Register, Y4 Register X4R, Y4R X4R, Y4R 02C3h X5 Register, Y5 Register X5R, Y5R X5R, Y5R 02C3h X6 Register, Y6 Register X6R, Y6R X7R, Y7R 02C5h X7 Register, Y7 Register X7R, Y7R X7R, Y7R 02C5h X8 Register, Y8 Register X8R, Y8R	02BAh			438/434
02BDI CAN1 Local Mask Register B Extended ID1 C1LMBR3 438/436 02BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1LMBR4 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438 02BEh CAN1 Message Slot 14 Control Register C1MCTL14 438 02BEh CAN1 Message Slot 15 Control Register C1MCTL15 438 02C0h O2C1h X0 Register, Y0 Register X0R, Y0R 02C2h X1 Register, Y1 Register X1R, Y1R 02C3h X2 Register, Y2 Register X2R, Y2R 02C5h X3 Register, Y3 Register X3R, Y3R 02C8h X4 Register, Y4 Register X4R, Y4R 02C8h X5 Register, Y5 Register X5R, Y5R 02C8h X6 Register, Y6 Register X6R, Y6R 02CBh X7 Register, Y7 Register X7R, Y7R 02CFh X7 Register, Y8 Register X8R, Y8R 02D0h X8 Register, Y9 Register X9R, Y9R				
O2BCh CAN1 Message Slot 11 Control Register/ CAN1 Local Mask Register B Extended ID1 C1MCTL12/ C1LMBR4 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438/436 02BFh CAN1 Message Slot 14 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 438 02C0h X0 Register, Y0 Register X0R, Y0R X0R, Y0R 02C2h X1 Register, Y1 Register X1R, Y1R X1R, Y1R 02C3h X2 Register, Y2 Register X2R, Y2R X2R, Y2R 02C3h X3 Register, Y3 Register X3R, Y3R X4R, Y4R 02C3h X4 Register, Y4 Register X4R, Y4R 318 02C3h X5 Register, Y5 Register X5R, Y5R 318 02C3Dh X6 Register, Y6 Register X6R, Y6R X6R, Y6R 02C5h X7 Register, Y7 Register X7R, Y7R X7R, Y7R 02C5h X8 Register, Y8 Register X8R, Y8R 02D0h X9 Register, Y9 Register X9R, Y9R	02BBh			438/435
O2BCh CAN1 Local Mask Register B Extended ID1 C1LMBR4 438/436 02BDh CAN1 Message Slot 13 Control Register C1MCTL13 438 02BFh CAN1 Message Slot 14 Control Register C1MCTL14 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 438 02C0h C2C1h X0 Register, Y0 Register X0R, Y0R 02C2h X1 Register, Y1 Register X1R, Y1R 02C3h X2 Register, Y2 Register X2R, Y2R 02C5h X3 Register, Y3 Register X3R, Y3R 02C6h X4 Register, Y4 Register X4R, Y4R 02C3h X5 Register, Y5 Register X5R, Y5R 02C6h X6 Register, Y6 Register X6R, Y6R 02Ch X6 Register, Y7 Register X7R, Y7R 02Ch X7 Register, Y7 Register X7R, Y7R 02Ch X8 Register, Y8 Register X8R, Y8R 02D0h X9 Register, Y9 Register X9R, Y9R				
02BDh CAN1 Message Slot 13 Control Register C1MCTL13 02BEh CAN1 Message Slot 14 Control Register C1MCTL14 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 02C0h X0 Register, Y0 Register X0R, Y0R 02C1h X0 Register, Y1 Register X1R, Y1R 02C3h X2 Register, Y1 Register X2R, Y2R 02C3h X2 Register, Y2 Register X3R, Y3R 02C5h X3 Register, Y3 Register X3R, Y3R 02C9h X4 Register, Y4 Register X4R, Y4R 02C9h X5 Register, Y5 Register X5R, Y5R 02C9h X6 Register, Y6 Register X6R, Y6R 02Ch X7 Register, Y7 Register X7R, Y7R 02Ch X7 Register, Y7 Register X7R, Y7R 02D0h X8 Register, Y8 Register X8R, Y8R 02D1h X9 Register, Y9 Register X9R, Y9R	02BCh			438/436
02BEh CAN1 Message Slot 14 Control Register C1MCTL14 438 02BFh CAN1 Message Slot 15 Control Register C1MCTL15 02C0h X0 Register, Y0 Register X0R, Y0R 02C2h X1 Register, Y1 Register X1R, Y1R 02C3h X2 Register, Y2 Register X2R, Y2R 02C5h X3 Register, Y3 Register X3R, Y3R 02C8h X4 Register, Y4 Register X4R, Y4R 02C8h X5 Register, Y5 Register X5R, Y5R 02CBh X6 Register, Y6 Register X6R, Y6R 02CDh X6 Register, Y7 Register X7R, Y7R 02CFh X7 Register, Y8 Register X8R, Y8R 02D0h X8 Register, Y9 Register X8R, Y8R	02BDh			
02BFh 02C0h 02C1h 02C2h 02C2h 02C2h 02C3h 02C3h X0 Register, Y0 Register X0R, Y0R 02C2h 02C3h 02C3h 02C4h 02C5h 02C5h 02C6h 02C7h X1 Register, Y1 Register X1R, Y1R 02C4h 02C5h 02C7h X2 Register, Y2 Register X2R, Y2R 02C8h 02C9h 02C7h X3 Register, Y3 Register X3R, Y3R 02C8h 02C9h 02C8h 02C9h X4 Register, Y4 Register X4R, Y4R 02C8h 02CBh 02CBh 02CBh 02CBh X5 Register, Y5 Register X5R, Y5R 02CCh 02CDh 02CEh 02CCh X6 Register, Y6 Register X6R, Y6R 02CFh 02D0h 02D0h 02D0h X8 Register, Y8 Register X8R, Y8R 02D2bh 02D2h X9 Register, Y9 Register X9R, Y9R				438
02C0h 02C1h 02C2h 02C3h 02C3h 02C3h 02C3h 02C3h 02C5h 02C5h 02C6h 02C7h 02C7h 02C7h 02C7h 02C8h 02C9h 02C3h 02C9h 02C8h 02C9h 02C8h 02C9h 02C8h 02C8h 02C9h 02C8h 0		, , ,		_
02C1h X0 Register, Y0 Register X0R, Y0R 02C2h X1 Register, Y1 Register X1R, Y1R 02C3h X2 Register, Y2 Register X2R, Y2R 02C5h X2 Register, Y3 Register X3R, Y3R 02C3h X4 Register, Y3 Register X4R, Y4R 02C9h X4 Register, Y4 Register X4R, Y4R 02C9h X5 Register, Y5 Register X5R, Y5R 02C6h X6 Register, Y6 Register X6R, Y6R 02Ch X7 Register, Y7 Register X7R, Y7R 02Ch X8 Register, Y8 Register X8R, Y8R 02D0h X8 Register, Y9 Register X9R, Y9R				
02C2h 02C3h X1 Register, Y1 Register X1R, Y1R 02C4h 02C5h X2 Register, Y2 Register X2R, Y2R 02C5h 02C6h X3 Register, Y3 Register X3R, Y3R 02C8h 02C9h X4 Register, Y4 Register X4R, Y4R 02CAh 02CBh 02CBh X5 Register, Y5 Register X5R, Y5R 02CCh 02CDh X6 Register, Y6 Register X6R, Y6R 02CCh 02CFh 02CFh X7 Register, Y7 Register X7R, Y7R 02D0h 02D1h X8 Register, Y8 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R		XU Register, YU Register	XUR, YOR	
02C3h X1 Register, Y1 Register X1R, Y1R 02C4h X2 Register, Y2 Register X2R, Y2R 02C5h X3 Register, Y3 Register X3R, Y3R 02C7h X4 Register, Y4 Register X4R, Y4R 02C8h X5 Register, Y5 Register X5R, Y5R 02C8h X6 Register, Y6 Register X6R, Y6R 02CBh X6 Register, Y7 Register X7R, Y7R 02CPh X7 Register, Y8 Register X8R, Y8R 02D0h X8 Register, Y9 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R		W.B	==	
02C4h 02C5h 02C5h X2 Register, Y2 Register X2R, Y2R 02C6h 02C7h 02C7h 02C3h 02C3h 02C3h X3 Register, Y3 Register X3R, Y3R 02C9b 02C3h 02C3h 02C6h 02C6h 02C6h 02C6h X5 Register, Y5 Register X5R, Y5R 02C6h 02C6h 02C6h 02C6h 02C6h X6 Register, Y6 Register X6R, Y6R 02C6h 02C7h 02C6h 02C6h 02C6h X7 Register, Y7 Register X7R, Y7R 02D0h 02D0h 02D0h 02D1h X8 Register, Y8 Register X8R, Y8R 02D2h 02D2h X9 Register, Y9 Register X9R, Y9R		X1 Register, Y1 Register	X1R, Y1R	
02C5h X2 Register, Y2 Register X2R, Y2R 02C6h X3 Register, Y3 Register X3R, Y3R 02C3h X4 Register, Y4 Register X4R, Y4R 02C9h X5 Register, Y5 Register X5R, Y5R 02Ch X6 Register, Y6 Register X6R, Y6R 02Ch X6 Register, Y7 Register X7R, Y7R 02Ch X7 Register, Y7 Register X7R, Y7R 02D0h X8 Register, Y8 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R		V0 D V0 T	VOE 3455	
02C6h 02C7h 02C8h 02C9h 02C9h 02CAh 02CBh 02CCh 02CCh 02CDh 02CCh 02CDh X3 Register, Y3 Register X4R, Y4R 318 X5 Register, Y5 Register X5R, Y5R 02CCh 02CDh 02CCh 02CFh 02CFh X6 Register, Y6 Register X6R, Y6R 02CFh 02CFh 02CFh 02Dh X7 Register, Y7 Register X7R, Y7R 02Dh 02Dh X8 Register, Y8 Register X8R, Y8R 02Dh 02Dh X9 Register, Y9 Register X9R, Y9R		X2 Register, Y2 Register	X2R, Y2R	
02C7h X3 Register, Y3 Register X3R, Y3R 02C8h X4 Register, Y4 Register X4R, Y4R 02C9h X5 Register, Y5 Register X5R, Y5R 02C8h X6 Register, Y6 Register X6R, Y6R 02CDh X6 Register, Y7 Register X7R, Y7R 02CFh X7 Register, Y8 Register X8R, Y8R 02D1h X8 Register, Y9 Register X9R, Y9R				
02C8h 02C9h 02C9h X4 Register, Y4 Register X4R, Y4R 02CAh 02CBh 02CBh 02CDh 02CDh X5 Register, Y5 Register X5R, Y5R 02CDh 02CDh 02CDh 02CFh 02CFh 02Dh 02Dh 02Dh 02Dh X6 Register, Y6 Register X6R, Y6R 02Fh 02Dh 02Dh 02Dh X7 Register, Y7 Register X7R, Y7R 02Dh 02Dh 02Dh X8 Register, Y8 Register X8R, Y8R 02Dh 02Dh X9 Register, Y9 Register X9R, Y9R		X3 Register, Y3 Register	X3R, Y3R	
02C9h X4 Register, Y4 Register X4R, Y4R 02CAh X5 Register, Y5 Register X5R, Y5R 02CCh X6 Register, Y6 Register X6R, Y6R 02CDh X7 Register, Y7 Register X7R, Y7R 02CFh X8 Register, Y8 Register X8R, Y8R 02D0h X8 Register, Y9 Register X9R, Y9R			t	
02CAh X5 Register, Y5 Register X5R, Y5R 02CCh X6 Register, Y6 Register X6R, Y6R 02CEh X7 Register, Y7 Register X7R, Y7R 02CFh X8 Register, Y8 Register X8R, Y8R 02D1h X8 Register, Y9 Register X9R, Y9R		X4 Register, Y4 Register	X4R, Y4R	
02CBh X5 Register, Y5 Register X5R, Y5R 02CCh X6 Register, Y6 Register X6R, Y6R 02CEh X7 Register, Y7 Register X7R, Y7R 02Dh X8 Register, Y8 Register X8R, Y8R 02Dh X9 Register, Y9 Register X9R, Y9R			1	318
02CCh 02CDh 02CEh 02CEh 02CFh X6 Register, Y6 Register X6R, Y6R 02CEh 02CFh 02D0h 02D0h 02D1h 02D2h X7 Register, Y7 Register X7R, Y7R 02D4 02D4 X8 Register, Y8 Register X8R, Y8R 02D2h 02D2h X9 Register, Y9 Register X9R, Y9R		X5 Register, Y5 Register	X5R, Y5R	
O2CDh X8 Register, 16 Register X6R, 16R 02CEh X7 Register, Y7 Register X7R, Y7R 02D0h X8 Register, Y8 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R				
02CEh 02CFh 02CFh X7 Register, Y7 Register X7R, Y7R 02D0h 02D1h 02D2h X8 Register, Y8 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R		X6 Register, Y6 Register	X6R, Y6R	
02CFh X7 Register, Y7 Register X7R, Y7R 02D0h X8 Register, Y8 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R			1	
02D0h 02D1h 02D2h X8 Register, Y8 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R		X7 Register, Y7 Register	X7R, Y7R	
02D1h X8 Register, Y8 Register X8R, Y8R 02D2h X9 Register, Y9 Register X9R, Y9R			1	
02D2h X9 Register, Y9 Register X9R, Y9R		X8 Register, Y8 Register	X8R, Y8R	
X9 Register, Y9 Register X9R, Y9R				
UZDJII		X9 Register, Y9 Register	X9R, Y9R	
	บ∠บ3П	<u> </u>		

02D6h 02D7h			
-	X11 Register, Y11 Register	X11R,	
	7. regiotol, r r regiotol	Y11R	
02D8h	X12 Register, Y12 Register	X12R,	
02D9h		Y12R	318
02DAh	X13 Register, Y13 Register	X13R,	
02DBh		Y13R	
02DCh	X14 Register, Y14 Register	X14R,	
02DDh		Y14R	
02DEh	X15 Register, Y15 Register	X15R,	
02DFh	VAV O-start D-sister	Y15R	040
02E0h	X/Y Control Register	XYC	318
02E1h			
02E2h			
02E3h	LIADTA Consciel Manda Danistan A	LIACMEN	000
02E4h	UART1 Special Mode Register 4 UART1 Special Mode Register 3	U1SMR4	220
02E5h	UART1 Special Mode Register 3 UART1 Special Mode Register 2	U1SMR3	219 218
02E6h	·	U1SMR2	
02E7h	UART1 Special Mode Register	U1SMR	217
02E8h	UART1 Transmit/Receive Mode Register	U1MR	216
02E9h	UART1 Baud Rate Register	U1BRG	222
02EAh	UART1 Transmit Buffer Register	U1TB	224
02EBh	LIADTA Terresit/Descite Control Descite 0	11400	004
02ECh	UART1 Transmit/Receive Control Register 0	U1C0	221
02EDh	UART1 Transmit/Receive Control Register 1	U1C1	222
02EEh	UART1 Receive Buffer Register	U1RB	224
02EFh			1
02F0h			1
02F1h			-
02F2h			-
02F3h	HADT4 Charles Manda Daniel	THOME !	000
02F4h	UART4 Special Mode Register 4	U4SMR4	220
02F5h	UART4 Special Mode Register 3	U4SMR3	219
02F6h	UART4 Special Mode Register 2	U4SMR2	218
02F7h	UART4 Special Mode Register	U4SMR	217
02F8h	UART4 Transmit/Receive Mode Register	U4MR	216
02F9h	UART4 Baud Rate Register	U4BRG	222
		U4TB	
02FAh	UART4 Transmit Buffer Register		224
02FBh	UART4 Transmit Buffer Register		224
02FBh 02FCh	UART4 Transmit/Receive Control Register 0	U4C0	221
02FBh 02FCh 02FDh	•		
02FBh 02FCh 02FDh 02FEh	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1	U4C0 U4C1	221 222
02FBh 02FCh 02FDh 02FEh 02FFh	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register	U4C0 U4C1 U4RB	221 222 224
02FBh 02FCh 02FDh 02FEh 02FFh 0300h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1	U4C0 U4C1	221 222
02FBh 02FCh 02FDh 02FEh 02FFh 0300h 0301h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register	U4C0 U4C1 U4RB	221 222 224
02FBh 02FCh 02FDh 02FEh 02FFh 0300h 0301h 0302h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag	U4C0 U4C1 U4RB	221 222 224
02FBh 02FCh 02FDh 02FEh 02FFh 0300h 0301h 0302h 0303h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register	U4C0 U4C1 U4RB TBSR	221 222 224
02FBh 02FCh 02FDh 02FEh 02FFh 0300h 0301h 0302h 0303h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register	U4C0 U4C1 U4RB TBSR	221 222 224 189
02FBh 02FCh 02FDh 02FEh 02FFh 0300h 0301h 0302h 0303h 0304h 0305h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag	U4C0 U4C1 U4RB TBSR	221 222 224
02FBh 02FCh 02FDh 02FEh 02FFh 0309h 0301h 0302h 0303h 0304h 0305h 0306h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register	U4C0 U4C1 U4RB TBSR TA11	221 222 224 189
02FBh 02FCh 02FDh 02FEh 02FFh 0309h 0301h 0302h 0303h 0304h 0305h 0306h 0307h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register	U4C0 U4C1 U4RB TBSR TA11 TA21	221 222 224 189
02FBh 02FCh 02FCh 02FDh 02FEh 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Timer A41 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0	221 222 224 189 205
02FBh 02FCh 02FCh 02FDh 02FEh 02FFh 0300h 0300h 0303h 0304h 0305h 0306h 0307h 0308h 0309h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1	221 222 224 189 205
02FBh 02FCh 02FCh 02FDh 02FEh 0309h 0301h 0302h 0303h 0303h 0305h 0306h 0307h 0308h 0308h 0308h 0308h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 0	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0	221 222 224 189 205
02FBh 02FCh 02FCh 02FDh 02FEh 0300h 0301h 0302h 0303h 0303h 0305h 0306h 0307h 0308h 0308h 0309h 0309h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A91 Register Timer A91 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1	221 222 224 189 205 198 199 205 205
02FBh 02FCh 02FCh 02FDh 02FEh 0309h 0301h 0302h 0303h 0303h 0305h 0306h 0307h 0308h 0308h 0308h 0308h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0	221 222 224 189 205
02FBh 02FCh 02FDh 02FEh 030h 0301h 0302h 0303h 0304h 0305h 0305h 0307h 0308h 0308h 0308h 0308h 0308h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT	221 222 224 189 205 198 199 205 205 204
02FBh 02FCh 02FCh 02FDh 02FEh 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0308h 0308h 0308h 0308h 0308h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1	221 222 224 189 205 198 199 205 205
02FBh 02FCh 02FCh 02FDh 02FEh 0300h 0301h 0302h 0303h 0303h 0305h 0306h 0307h 0308h 0308h 0308h 0309h 0309h 0309h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT	221 222 224 189 205 198 199 205 205 204
02FBh 02FCh 02FDh 02FEh 02FEh 02FEh 0300h 0300th 0303h 0304h 0305h 0306h 0306h 0307h 0308h 0309h 030Ah 030Bh 030Ch 030Bh 030Ch	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT	221 222 224 189 205 198 199 205 205 204
02FBh 02FCh 02FCh 02FDh 02FEh 02FFh 0300h 0301h 0302h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 030Bh 030Bh 030Bh 030Bh 030Bh 030Bh 030Bh 030Bh	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A91 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2	221 222 224 189 205 198 199 205 205 204
02FBh 02FCh 02FCh 02FFh 02FFh 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0309h 0309h 0309h 0309h 0309h 0309h 0309h 0309h 0301h 0301h 0310h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT	221 222 224 189 205 198 199 205 205 204
02FBh 02FCh 02FDh 02FFDh 02FFH 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0310h 0308h 0310h 0311h 0311h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A91 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2	221 222 224 189 205 198 199 205 205 204
02FBh 02FCh 02FCh 02FCh 02FEh 02FFH 0300h 0301h 0303h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 030Ah 030Bh 030Ch 030Bh 030Ch 030Bh 030Ch 030Bh 030Ch 030Bh 030Ch	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FCh 02FDh 02FFh 0300h 0307h 0303h 0304h 0305h 0306h 0307h 0308h 0308h 0309h 0308h 0309h 0308h 0308h 0309h 0308h 0308h 0310h 0311h 03111h 0312h 03134h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FCh 02FFh 02FFh 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0309h 0309h 0309h 0309h 0309h 0301h 0309h 0301h 0301h 0301h 0301h 0301h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FCh 02FFh 02FFh 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0309h 0309h 0309h 0309h 0309h 0309h 0309h 0301h 0310h 0311h 0312h 0312h 0313h 0314h 0315h 0316h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FCh 02FCh 02FEh 02FFH 0300h 0301h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 030Ch 030Bh 030Ch 0310h 0311h 0311h 0312h 0313h 0314h 0315h 0316h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FCh 02FCh 02FFh 0300h 0307h 0303h 0304h 0305h 0306h 0306h 0307h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0301h 0308h 0318h 0318h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FCh 02FCh 02FFh 0300h 0307h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0310h 0311h 0312h 0311h 0312h 0313h 0314h 0315h 0316h 0319h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FCh 02FFh 02FFh 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 0309h 0308h 0309h 0310h 0310h 0311h 0312h 0311h 0312h 0314h 0315h 0316h 0316h 0317h 0318h 0318h 0318h 0318h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register Timer B4 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4 TB5	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FDh 02FFh 03FCh 03FFh 0300h 0301h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0301h 0310h 0311h 0312h 0313h 0314h 0318h 0318h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register Timer B5 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4 TB5	221 222 224 189 205 205 205 204 203
02FBh 02FCh 02FDh 02FCh 02FPh 02FPh 0300h 0301h 0303h 0304h 0305h 0306h 0306h 0307h 0308h 0309h 0308h 0309h 0308h 0301h 0308h 0308h 0307h 0308h 0318h 0318h 0318h 0318h 0318h 0318h 0318h 0318h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register Timer B5 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4 TB5	221 222 224 189 205 205 205 205 204 203
02FBh 02FCh 02FCh 02FCh 02FFh 0300h 0307h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0310h 0311h 0312h 0313h 0314h 0315h 0318h 0318h 0319h 0318h 0319h 0319h 0319h 0319h 0319h 0319h 0319h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register Timer B5 Register Timer B5 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4 TB5 TB3MR TB4MR TB5MR	221 222 224 189 205 205 205 204 203 188
02FBh 02FCh 02FCh 02FCh 02FFh 0300h 0307h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0309h 0309h 0309h 0308h 0309h 0301h 0308h 0309h 0308h 0311h 0311h 0311h 0312h 0318h 0318h 0318h 0318h 0318h 0318h 0318h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register Timer B5 Register Timer B5 Register Timer B4 Mode Register Timer B4 Mode Register Timer B5 Mode Register Timer B5 Mode Register External Interrupt Source Select Register 1	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4 TB5	221 222 224 189 205 205 205 204 203 188
02FBh 02FCh 02FCh 02FCh 02FFh 0300h 0307h 0302h 0303h 0304h 0305h 0306h 0307h 0308h 0309h 0308h 0309h 0308h 0309h 0308h 0310h 0311h 0312h 0313h 0314h 0315h 0318h 0318h 0319h 0318h 0319h 0319h 0319h 0319h 0319h 0319h 0319h	UART4 Transmit/Receive Control Register 0 UART4 Transmit/Receive Control Register 1 UART4 Receive Buffer Register Timer B3, B4, B5 Count Start Flag Timer A11 Register Timer A21 Register Timer A41 Register Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1 Three-Phase Output Buffer Register 1 Three-Phase Output Buffer Register 1 Dead Time Timer Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register Timer B5 Register Timer B5 Register	U4C0 U4C1 U4RB TBSR TA11 TA21 TA41 INVC0 INVC1 IDB0 IDB1 DTT ICTB2 TB3 TB4 TB5 TB3MR TB4MR TB5MR	221 222 224 189 205 205 205 204 203 188

Symbol X10R, Y10R

Page

	Register Symbol F		Page
0320h 0321h			
0322h			
0323h	HADTO C. CAN A D. CA	LICOME	222
0324h	UART3 Special Mode Register 4	U3SMR4	220
0325h	UART3 Special Mode Register 3	U3SMR3	219
0326h	UART3 Special Mode Register 2	U3SMR2	218
0327h	UART3 Special Mode Register	U3SMR	217
0328h	UART3 Transmit/Receive Mode Register	U3MR	216
0329h	UART3 Baud Rate Register	U3BRG	222
032Ah	LIADT2 Transmit Duffer Desister	LISTO	224
032Bh	UART3 Transmit Buffer Register	U3TB	224
032Ch	UART3 Transmit/Receive Control Register 0	U3C0	221
032Dh	UART3 Transmit/Receive Control Register 1	U3C1	222
032Eh			
032Fh	UART3 Receive Buffer Register	U3RB	224
0330h			
0331h			
0332h			
0333h			
0334h	UART2 Special Mode Register 4	U2SMR4	220
0335h	UART2 Special Mode Register 3	U2SMR3	219
0336h	UART2 Special Mode Register 2	U2SMR2	218
0337h	UART2 Special Mode Register	U2SMR	217
0338h	UART2 Transmit/Receive Mode Register	U2MR	216
0339h	UART2 Baud Rate Register	U2BRG	222
033Ah	•		
033Bh	UART2 Transmit Buffer Register	U2TB	224
033Ch	UART2 Transmit/Receive Control Register 0	U2C0	221
033Dh	UART2 Transmit/Receive Control Register 1	U2C1	222
	OAKTZ Transmit/Receive Control Register T	0201	222
033Eh	UART2 Receive Buffer Register	U2RB	224
033Fh			
0340h	Count Start Register	TABSR	170, 189,
			206
0341h	Clock Prescaler Reset Register	CPSRF	88
0342h	One-Shot Start Register	ONSF	171
0343h	Trigger Select Register	TRGSR	169, 202
0344h	Up/Down Select Register	UDF	168
0345h			
0346h			
0347h	Timer A0 Register	TA0	167
0348h			
0349h	Timer A1 Register	TA1	167, 205
0349H 034Ah			
	Timer A2 Register	TA2	167, 205
034Bh			
044Ch	Timer A3 Register	TA3	167
034Dh		_	
034Eh	Timer A4 Register	TA4	167, 205
034Fh	Timer A4 Register	17.44	107, 203
0350h	Times DO Desistes	TDO	100
0351h	Timer B0 Register	TB0	188
0352h			
	Timer B1 Register	TB1	188
0353h			
0353h 0354h			
0354h	Timer B2 Register	TB2	188, 204
0354h 0355h			
0354h 0355h 0356h	Timer A0 Mode Register	TA0MR	
0354h 0355h 0356h 0357h	Timer A0 Mode Register Timer A1 Mode Register	TA0MR TA1MR	
0354h 0355h 0356h 0357h 0358h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register	TA0MR TA1MR TA2MR	188, 204
0354h 0355h 0356h 0357h 0358h 0359h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register	TA0MR TA1MR TA2MR TA3MR	188, 204 163, 164,
0354h 0355h 0356h 0357h 0358h 0359h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register	TA0MR TA1MR TA2MR TA3MR TA4MR	188, 204 163, 164,
0354h 0355h 0356h 0357h 0358h 0359h 035Ah 035Bh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register	TA0MR TA1MR TA2MR TA3MR TA4MR TB0MR	188, 204 163, 164, 165, 166
0354h 0355h 0356h 0357h 0358h 0359h 035Ah 035Bh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register	TA0MR TA1MR TA2MR TA3MR TA4MR	188, 204 - 163, 164, - 165, 166 - 185, 186,
0354h 0355h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register	TA0MR TA1MR TA2MR TA3MR TA4MR TB0MR	188, 204 163, 164, 165, 166
0354h 0355h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch 035Dh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register	TA0MR TA1MR TA2MR TA3MR TA3MR TA4MR TB0MR TB1MR	188, 204 - 163, 164, - 165, 166 - 185, 186,
0354h 0355h 0356h 0357h 0358h 0359h 035Ah 035Ah 035Bh 035Ch 035Ch	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register	TA0MR TA1MR TA2MR TA3MR TA3MR TA4MR TB0MR TB1MR TB2MR	188, 204 - 163, 164, - 165, 166 - 185, 186, - 187
0354h 0355h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch 035Ch 035Ch	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register	TAOMR TA1MR TA2MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC	188, 204 - 163, 164, 165, 166 - 185, 186, 187 - 203
0354h 0355h 0356h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch 035Dh 035Eh 035Fh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register	TAOMR TA1MR TA2MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC	188, 204 - 163, 164, 165, 166 - 185, 186, 187 - 203
0354h 0355h 0356h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch 035Ch 035Ch 035Fh	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register	TAOMR TA1MR TA2MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC	188, 204 - 163, 164, 165, 166 - 185, 186, 187 - 203
0354h 0355h 0356h 0356h 0357h 0358h 0358h 0358h 035Ch 035Dh 035Eh 035Ch 035Fh 0360h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register	TAOMR TA1MR TA2MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2MR TB2SC	188, 204 - 163, 164, 165, 166 - 185, 186, 187 - 203
0354h 0355h 0356h 0356h 0357h 0358h 0358h 0359h 0356h 0356h 035Dh 035Eh 035Fh 0361h 0361h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B1 Mode Register Timer B2 Special Mode Register Count Source Prescaler Register	TAOMR TA1MR TA2MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC TCSPR	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162
0354h 0355h 0356h 0356h 0357h 0358h 0359h 0358h 0359h 035Ch 035Ch 035Ch 035Fh 035Fh 0360h 0361h 0362h 0363h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A3 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Tount Source Prescaler Register UARTO Special Mode Register	TAOMR TA1MR TA2MR TA3MR TA3MR TA4MR TEDMR TB1MR TE2MR TE2MR TB2SC TCSPR	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162
0354h 0355h 0356h 0356h 0357h 0358h 0359h 0358h 0358h 0358h 0358h 0358h 0358h 0359h 0359h 0350h 0359h 0350h 0350h 0350h 0360h 0361h 0362h 0363h 0363h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Register Timer B4 Register Timer B6 Register Timer B7 Register UARTO Special Mode Register UARTO Special Mode Register 4 UARTO Special Mode Register 3	TAOMR TA1MR TA2MR TA3MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC TCSPR U0SMR4 U0SMR3	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219
0354h 0355h 0356h 0356h 0357h 0358h 0359h 0358h 0359h 035Bh 035Ch 035Bh 035Ch 035Bh 036Ch 036Dh 036Ch 036Oh 036Ah 036Ah 036Ah 036Ah	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Uner B3 Mode Register Timer B4 Mode Register Timer B5 Special Mode Register Timer B6 Special Mode Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2	TAOMR TA1MR TA2MR TA3MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC TCSPR U0SMR4 U0SMR4 U0SMR3 U0SMR2	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218
0354h 0355h 0356h 0356h 0357h 0358h 0359h 0358h 0359h 0356h 035Eh 035Eh 035Fh 0360h 0361h 0362h 0363h 0364h 0363h 0365h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Timer B2 Special Mode Register Timer B3 Mode Register Timer B4 Mode Register Timer B5 Special Mode Register Timer B6 Special Mode Register Timer B7 Special Mode Register UART0 Special Mode Register 4 UART0 Special Mode Register 3 UART0 Special Mode Register 2 UART0 Special Mode Register	TAOMR TA1MR TA2MR TA3MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC TCSPR U0SMR4 U0SMR3 U0SMR2 U0SMR	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217
0354h 0355h 0356h 0357h 0358h 0359h 0358h 0359h 0358h 035Bh 035Eh 035Eh 035Eh 0360h 0361h 0362h 0363h 0364h 0363h 0364h 0368h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A3 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register UMRT0 Special Mode Register UART0 Special Mode Register 3 UART0 Special Mode Register 2 UART0 Special Mode Register UART0 Special Mode Register	TAOMR TA1MR TA2MR TA3MR TA3MR TA4MR TB1MR TB1MR TB2MR TB2SC TCSPR U0SMR4 U0SMR3 U0SMR2 U0SMR U0SMR	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217 216
0354h 0355h 0356h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch 035Dh 035Eh 035Fh 0360h 0360h 0361h 0362h 0363h 0363h 0365h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Timer B2 Special Mode Register Timer B3 Mode Register Timer B4 Mode Register Timer B5 Special Mode Register Timer B6 Special Mode Register Timer B7 Special Mode Register UART0 Special Mode Register 4 UART0 Special Mode Register 3 UART0 Special Mode Register 2 UART0 Special Mode Register	TAOMR TA1MR TA2MR TA3MR TA3MR TA4MR TB0MR TB1MR TB2MR TB2SC TCSPR U0SMR4 U0SMR3 U0SMR2 U0SMR	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217
0354h 0355h 0356h 0356h 0356h 0357h 0358h 0359h 0358h 0359h 035Ch 035Bh 035Ch 0360h 0361h 0362h 0363h 0363h 0363h 0363h 0363h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer A4 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Count Source Prescaler Register UARTO Special Mode Register UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register UARTO Transmit/Receive Mode Register UARTO Baud Rate Register	TAOMR TAOMR TAOMR TAOMR TASMR TASMR TASMR TEBOMR TEBOMR TEBOMR TESC TCSPR UOSMR4 UOSMR3 UOSMR2 UOSMR UOSMR UOSMR	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217 216 222
0354h 0355h 0356h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch 035Dh 035Eh 035Eh 0361h 0362h 0366h 0367h 0368h 0363h 0364h 0363h 0368h 0368h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A3 Mode Register Timer B0 Mode Register Timer B1 Mode Register Timer B2 Mode Register UMRT0 Special Mode Register UART0 Special Mode Register 3 UART0 Special Mode Register 2 UART0 Special Mode Register UART0 Special Mode Register	TAOMR TA1MR TA2MR TA3MR TA3MR TA4MR TB1MR TB1MR TB2MR TB2SC TCSPR U0SMR4 U0SMR3 U0SMR2 U0SMR U0SMR	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217 216
0354h 0355h 0356h 0356h 0356h 0357h 0358h 0359h 0358h 0359h 035Eh 035Eh 035Eh 035Eh 0362h 0362h 0360h 0361h 0362h 0363h 0368h 0366h 0366h 0366h 0366h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B4 Mode Register Timer B5 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Timer B4 Mode Register Timer B5 Mode Register Timer B6 Mode Register Timer B7 Mode Register Timer B8 Mode Register Timer B8 Mode Register Timer B9 Special Mode Register Timer B1 Mode Register Timer B1 Mode Register UART0 Special Mode Register 4 UART0 Special Mode Register 3 UART0 Special Mode Register UART0 Transmit/Receive Mode Register UART0 Baud Rate Register UART0 Transmit Buffer Register	TAOMR TAOMR TAIMR TAIMR TASMR TASMR TASMR TEBOMR TEBOMR TESMR TESC TCSPR U0SMR4 U0SMR3 U0SMR2 U0SMR U0SMR U0BRG U0TB	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217 216 222 224
0354h 0355h 0356h 0356h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Eh 035Eh 035Fh 0360h 0361h 0362h 0363h 0367h 0368h 0367h 0368h 036Ah	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A3 Mode Register Timer B4 Mode Register Timer B6 Mode Register Timer B7 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Mode Register Tomer B2 Mode Register Tomer B2 Special Mode Register Count Source Prescaler Register UARTO Special Mode Register 3 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register UARTO Transmit/Receive Mode Register UARTO Transmit/Receive Mode Register UARTO Transmit Buffer Register UARTO Transmit Buffer Register	TAOMR TAOMR TAOMR TAOMR TAOMR TASMR TASMR TEBOMR TEBOMR TEBOMR TESC TCSPR UOSMR4 UOSMR3 UOSMR2 UOSMR UOMR UOBRG UOTB	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217 216 222 224
0354h 0355h 0356h 0356h 0356h 0357h 0358h 0359h 0358h 0359h 035Eh 035Eh 035Eh 035Eh 0362h 0362h 0360h 0361h 0362h 0363h 0368h 0366h 0366h 0366h 0366h	Timer A0 Mode Register Timer A1 Mode Register Timer A2 Mode Register Timer A3 Mode Register Timer A4 Mode Register Timer B4 Mode Register Timer B5 Mode Register Timer B1 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Mode Register Timer B2 Special Mode Register Timer B4 Mode Register Timer B5 Mode Register Timer B6 Mode Register Timer B7 Mode Register Timer B8 Mode Register Timer B8 Mode Register Timer B9 Special Mode Register Timer B1 Mode Register Timer B1 Mode Register UART0 Special Mode Register 4 UART0 Special Mode Register 3 UART0 Special Mode Register UART0 Transmit/Receive Mode Register UART0 Baud Rate Register UART0 Transmit Buffer Register	TAOMR TAOMR TAIMR TAIMR TASMR TASMR TASMR TEBOMR TEBOMR TESMR TESC TCSPR U0SMR4 U0SMR3 U0SMR2 U0SMR U0SMR U0BRG U0TB	188, 204 163, 164, 165, 166 185, 186, 187 203 88, 162 220 219 218 217 216 222 224

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Page
0370h	1109.210		. aga
0371h 0372h	IrDA Control Bogistor	IRCON	270
0372h	IrDA Control Register	INCON	210
0374h			
0375h 0376h			
0376fi 0377h			
0378h	DMA0 Request Source Select Register	DM0SL	
0379h	DMA1 Request Source Select Register	DM1SL	140
037Ah 037Bh	DMA2 Request Source Select Register DMA3 Request Source Select Register	DM2SL DM3SL	
037Ch		CRCD	316
037Dh	CRC Data Register		
037Eh 037Fh	CRC Input Register	CRCIN	316
0380h	A/D0 Register 0	AD00	
0381h	A/D0 Register 0	AD00	
0382h 0383h	A/D0 Register 1	AD01	
0384h	A/D0 Pagistor 2	AD02	
0385h	A/D0 Register 2	AD02	
0386h 0387h	A/D0 Register 3	AD03	
0388h	A/D0 Register 4	AD04	299
0389h	, 100 Negister 4	704	
038Ah 038Bh	A/D0 Register 5	AD05	
038Ch	A/D0 Register 6	AD06	
038Dh	77 Do Trogister o	71200	
038Eh 038Fh	A/D0 Register 7	AD07	
0390h			
0391h	A/DO Control Desister 4	ADOCONIA	000
0392h 0393h	A/D0 Control Register 4	AD0CON4	299
0394h	A/D0 Control Register 2	AD0CON2	297
0395h	A/D0 Control Register 3	AD0CON3	298
0396h 0397h	A/D0 Control Register 0 A/D0 Control Register 1	AD0CON0 AD0CON1	295 296
0398h	D/A Register 0	DA0	314
0399h			
039Ah 039Bh	D/A Register 1	DA1	314
039Ch	D/A Control Register	DACON	314
039Dh	D/A Control Register 1	DACON1	314
039Eh 039Fh			
03A0h	Function Select Register A8	PS8	470
03A1h	Function Select Register A9	PS9	472
03A2h 03A3h	Function Select Register B9	PSL9	476
03A3h	Function Select Register B9 Function Select Register E2	PSE2	480
03A5h	<u> </u>		-
03A6h 03A7h	Function Select Posister D4	PSD1	
03A7h 03A8h	Function Select Register D1 Function Select Register D2	PSD1 PSD2	479
03A9h	-		
03AAh	Function Select Register C6	PSC6	478
03ABh 03ACh	Function Select Register E1 Function Select Register C2	PSE1 PSC2	480 477
03ADh	Function Select Register C3	PSC3	478
03AEh	Function Colort Projector C	DCC	477
03AFh 03B0h	Function Select Register C Function Select Register A0	PSC PS0	477
03B1h	Function Select Register A1	PS1	468
03B2h	Function Select Register B0	PSL0	473
03B3h 03B4h	Function Select Register B1 Function Select Register A2	PSL1 PS2	
03B5h	Function Select Register A3	PS3	469
03B6h	Function Select Register B2	PSL2	474
03B7h 03B8h	Function Select Register B3 Function Select Register A4	PSL3 PS4	
03B9h	Function Select Register A4 Function Select Register A5	PS5	470
03BAh			
03BBh	Function Select Register B5	PSL5	475
03BCh 03BDh	Function Select Register A6 Function Select Register A7	PS6 PS7	471 471
03BEh	Function Select Register B6	PSL6	475
03BFh	Function Select Register B7	PSL7	476

..

Address	Pagistar	Symbol	Page
03C0h	Register Port P6 Register	Symbol P6	Page
03C1h	Port P7 Register	P7	467
03C2h	Port P6 Direction Register	PD6	
03C3h	Port P7 Direction Register	PD7	466
03C4h	Port P8 Register	P8	
03C5h	Port P9 Register	P9	467
03C6h	Port P8 Direction Register	PD8	
03C7h	Port P9 Direction Register	PD9	466
03C7h	Port P10 Register	P10	
03C9h	Port P11 Register	P11	467
03Cah	Port P10 Direction Register	PD10	
03CAn	Port P11 Direction Register	PD11	466
03CCh	Port P12 Register	P12	
03CDh	Port P13 Register	P13	467
03CEh	Port P13 Register Port P12 Direction Register	PD12	
03CFh	Port P13 Direction Register	PD12	466
03D0h	Port P14 Register	P14	467
03D1h	Port P15 Register	P15	
03D2h	Port P14 Direction Register	PD14	466
03D3h	Port P15 Direction Register	PD15	
03D4h			
03D5h			
03D6h			
03D7h			
03D8h			
03D9h			
03DAh	Pull-Up Control Register 2	PUR2	482
03DBh	Pull-Up Control Register 3	PUR3	483
03DCh	Pull-Up Control Register 4	PUR4	484
03DDh			
03DEh			
03DFh			
03E0h	Port P0 Register	P0	467
03E1h	Port P1 Register	P1	407
03E2h	Port P0 Direction Register	PD0	466
03E3h	Port P1 Direction Register	PD1	400
03E4h	Port P2 Register	P2	467
03E5h	Port P3 Register	P3	407
03E6h	Port P2 Direction Register	PD2	466
03E7h	Port P3 Direction Register	PD3	400
03E8h	Port P4 Register	P4	467
03E9h	Port P5 Register	P5	467
03EAh	Port P4 Direction Register	PD4	400
03EBh	Port P5 Direction Register	PD5	466
03ECh	İ		
03EDh			
03EEh			
03EFh			
03F0h	Pull-Up Control Register 0	PUR0	401
03F1h	Pull-Up Control Register 1	PUR1	481
03F2h	, , , , , , , , , , , , , , , , , , , ,		
03F3h			
03F4h			
03F5h			
03F6h			
03F7h			
03F8h			
03F9h		+	
03FAh			
		+	
03FBh		1 1	
03FBh 03FCh			
03FBh 03FCh 03FDh			
03FBh 03FCh	Port Control Register	PCR	485



M32C/87 Group (M32C/87, M32C/87A, M32C/87B)

RENESAS MCU

1. Overview

1.1 Features

The M32C/87 Group (M32C/87A, M32C/87A, M32C/87B) is a single-chip control MCU, fabricated using high-performance silicon gate CMOS technology, embedding the M32C/80 Series CPU core. The M32C/87 Group (M32C/87, M32C/87A, M32C/87B) is housed in 144-pin and 100-pin plastic molded LQFP/QFP packages.

With a 16-Mbyte address space, this MCU combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

The M32C/87 Group (M32C/87A, M32C/87B) has a multiplier and DMAC adequate for office automation, communication devices and industrial equipment, and other high-speed processing applications.

1.1.1 Applications

Audio components, cameras, office equipment, communication devices, mobile devices, etc.



Specifications 1.1.2

Tables 1.1 to 1.4 list the specifications of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B).

Specifications (144-Pin Package) (1/2)

Item	Function	Specification
CPU	Central processing unit	 M32C/80 core (multiplier: 16 bits × 16 bits → 32 bits multiply-addition operation instructions: 16 × 16 + 48 → 48 bits) Basic instructions: 108 Minimum instruction execution time: 31.3 ns (f(CPU) = 32 MHz, VCC1 = 4.2 to 5.5 V) 41.7 ns (f(CPU) = 24 MHz, VCC1 = 3.0 to 5.5 V) Operating modes: Single-chip mode, memory expansion mode, and microprocessor mode
Memory	ROM, RAM, data flash	See Tables 1.5 to 1.7 Product List.
Power Supply V	oltage Detection	Vdet3 detection function, Vdet4 detection function, cold start/warm start determination function
External Bus Expansion	Bus/memory expansion function	 Address space: 16 Mbytes External bus interface: 1 to 7 wait states can be inserted, 4 chip select outputs, 3 V and 5 V interfaces Bus format: Switchable between separate bus and multiplexed bus formats, switchable data bus width (8-bit or 16-bit)
Clock	Clock generation circuits	 4 circuits: Main clock, sub clock, on-chip oscillator, PLL frequency synthesizer Oscillation stop detection: Main clock oscillation stop detection function Frequency divider circuit: Dividing ratio selectable among 1, 2, 3, 4, 6, 8, 10, 12, 14, 16 Low power consumption features: Wait mode, stop mode
Interrupts		Interrupt vectors: 70 External interrupt inputs: 14 (NMI, INT × 9, key input × 4) Interrupt priority levels: 7
Watchdog Time	r	15-bit × 1 channel (with prescaler)
DMA	DMAC	 4 channels, cycle steal method Trigger sources: 43 Transfer modes: 2 (single transfer and repeat transfer)
	DMACII	 Can be activated by all peripheral function interrupt sources Transfer modes: 2 (single transfer and burst transfer) Immediate transfer, calculation transfer, and chain transfer functions
Timer	Timer A	16-bit timer × 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode, Event counter 2-phase pulse signal processing (2-phase encoder input) × 3
	Timer B	16-bit timer × 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode
	Timer function for 3-phase motor control	3-phase inverter control × 1 (using timer A1, timer A2, timer A4, and timer B2) On-chip dead time timer

Table 1.2 Specifications (144-Pin Package) (2/2)

Item	Function	Specification		
Serial Interface	UART0 to UART4	Clock synchronous/asynchronous × 5 I ² C bus, special mode 2, GCI mode, SIM mode, IrDA mode ⁽²⁾ , IEBus (optional) ⁽¹⁾⁽³⁾		
	UART5, UART6	Clock synchronous/asynchronous × 2		
A/D Converter		10-bit resolution × 34 channels (in single-chip mode) 10-bit resolution × 18 channels (in memory expansion mode and microprocessor mode) Including sample and hold function		
D/A Converter		8-bit resolution × 2 channels		
CRC Calculation	n Circuit	CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1) compliant		
X/Y Converter		16 bits x 16 bits 16-bit timer x 2		
Intelligent I/O		16-bit timer × 2 • Time measurement function (input capture): 8 channels • Waveform generation function (output compare): 16 channels • Communication function: Clock synchronous mode, clock asynchronous mode, HDLC data processing mode, IEBus (optional)(1)(3) • 2-phase pulse signal processing (2-phase encoder input) × 1		
ROM Correction	Function	Address match interrupt × 8		
CAN modules		Supporting CAN 2.0B specification M32C/87: 16 slots × 2 channels, M32C/87A: 16 slots × 1 channel M32C/87B: none		
I/O Ports	Programmable I/O ports	Input only: 1 CMOS I/O: 121 with selectable pull-up resistor N channel open drain ports: 2		
Flash Memory		 Erase and program voltage: 3.3 V ± 0.3 V or 5.0 V ± 0.5 V Erase and program endurance: 100 times (all areas) Program security: ROM code protect and ID code check Debug functions: On-chip debug and on-board flash reprogram 		
Operating Frequ	uency/Supply Voltage	32 MHz: VCC1 = 4.2 to 5.5 V, VCC2 = 3.0 V to VCC1 24 MHz: VCC1 = 3.0 to 5.5 V, VCC2 = 3.0 V to VCC1		
Current Consumption		32 mA (32 MHz, VCC1 = VCC2 = 5 V) 23 mA (24 MHz, VCC1 = VCC2 = 3.3 V) 45 μA (approx. 1 MHz, VCC1 = VCC2 = 3.3 V, on-chip oscillator low-power consumption mode \rightarrow wait mode) 0.8 μA (VCC1 = VCC2 = 3.3 V, stop mode)		
Operating Ambi	ent Temperature (°C)	-20 to 85°C, -40 to 85°C (optional) ⁽³⁾		
Package		144-pin LQFP (PLQP0144KA-A)		

NOTES:

- 1. IEBus is a registered trademark of NEC Electronics Corporation.
- 2. Available in UART0.
- 3. Please contact a Renesas sales office for optional features.

Table 1.3 Specifications (100-Pin Package) (1/2)

Item	Function	Specification		
CPU	Central processing unit	 M32C/80 core (multiplier: 16 bits × 16 bits → 32 bits multiply-addition operation instructions: 16 × 16 + 48 → 48 bits) Basic instructions: 108 Minimum instruction execution time: 31.3 ns (f(CPU) = 32 MHz, VCC1 = 4.2 to 5.5 V) 41.7 ns (f(CPU) = 24 MHz, VCC1 = 3.0 to 5.5 V) Operating mode: Single-chip mode, memory expansion mode, and microprocessor mode 		
Memory	ROM, RAM, data flash	See Tables 1.5 to 1.7 Product List.		
Power Supply	Voltage Detection	Vdet3 detection function, Vdet4 detection function, cold start/warm start determination function		
External Bus Expansion	Bus/memory expansion function	 Address space: 16 Mbytes External bus interface: 1 to 7 wait states can be inserted, 4 chip select outputs, 3 V and 5 V interfaces Bus format: Switchable between separate bus and multiplexed bus formats, switchable data bus width (8-bit or 16-bit) 		
Clock	Clock generation circuits	 4 circuits: Main clock, sub clock, on-chip oscillator, PLL frequency synthesizer Oscillation stop detection: Main clock oscillation stop detection function Frequency divider circuit: Dividing ratio selectable among 1, 2, 3, 4, 6, 8, 10, 12, 14, 16 Low power consumption features: Wait mode, stop mode 		
Interrupts		 Interrupt vectors: 70 External interrupt inputs: 11 (NMI, INT × 6, key input × 4) Interrupt priority levels: 7 		
Watchdog Tim	er	15-bit × 1 channel (with prescaler)		
DMA	DMAC	 4 channels, cycle steal method Trigger sources: 43 Transfer modes: 2 (single transfer and repeat transfer) 		
	DMACII	 Can be activated by all peripheral function interrupt sources Transfer modes: 2 (single transfer and burst transfer) Immediate transfer, calculation transfer, and chain transfer functions 		
Timer	Timer A	16-bit timer × 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode, Event counter 2-phase pulse signal processing (2-phase encoder input) × 3		
	Timer B	16-bit timer × 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode		
	Timer function for 3-phase motor control	3-phase inverter control × 1 (using timer A1, timer A2, timer A4, and timer B2) On-chip dead time timer		

Table 1.4 Specifications (100-Pin Package) (2/2)

Item	Function	Specification		
Serial Interface		Clock synchronous/asynchronous × 5 I ² C bus, special mode 2, GCI mode, SIM mode, IrDA mode ⁽²⁾ , IEBus (optional) ⁽¹⁾⁽³⁾		
	UART5	Clock synchronous/asynchronous × 1		
A/D Converter		10-bit resolution × 26 channels (in single-chip mode) 10-bit resolution × 10 channels (in memory expansion mode and microprocessor mode) Including sample and hold function		
D/A Converter		8-bit resolution × 2 channels		
CRC Calculation	n Circuit	CRC-CCITT (X ¹⁶ + X ¹² + X ⁵ + 1) compliant		
X/Y Converter		16 bits x 16 bits		
Intelligent I/O		 16-bit timer × 2 Time measurement function (input capture): 8 channels Waveform generation function (output compare): 10 channels Communication function: Clock synchronous mode, clock asynchronous mode, HDLC data processing mode, IEBus (optional)(1)(3) 2-phase pulse signal processing (2-phase encoder input) × 1 		
ROM Correction	Function	Address match interrupt × 8		
CAN modules		Supporting CAN 2.0B specification M32C/87: 16 slots × 2 channels, M32C/87A: 16 slots × 1 channel M32C/87B: none		
I/O Ports	Programmable I/O ports	Input only: 1 CMOS I/O: 85, selectable pull-up resistor N channel open drain ports: 2		
Flash Memory		 Erase and program voltage: 3.3 V ± 0.3 V or 5.0 V ± 0.5 V Erase and program endurance: 100 times (all areas) Program security: ROM code protect and ID code check Debug functions: On-chip debug and on-board flash reprogram 		
Operating Frequ	iency/Supply Voltage	32 MHz: VCC1 = 4.2 to 5.5 V, VCC2 = 3.0 V to VCC1 24 MHz: VCC1 = 3.0 to 5.5 V, VCC2 = 3.0 V to VCC1		
Current Consumption		32 mA (32 MHz, VCC1 = VCC2 = 5 V) 23 mA (24 MHz, VCC1 = VCC2 = 3.3 V) 45 μA (approx. 1 MHz, VCC1 = VCC2 = 3.3 V, on-chip oscillator low-power consumption mode \rightarrow wait mode) 0.8 μA (VCC1 = VCC2 = 3.3 V, stop mode)		
	ent Temperature (°C)	-20 to 85°C, -40 to 85°C (optional) ⁽³⁾		
Package		100-pin LQFP (PLQP0100KB-A) 100-pin QFP (PRQP0100JB-A)		

NOTES:

- 1. IEBus is a registered trademark of NEC Electronics Corporation.
- 2. Available in UART0.
- 3. Please contact a Renesas sales office for optional features.

1.2 Product List

Tables 1.5 to 1.7 list product information. Figure 1.1 shows product numbering system.

Table 1.5 M32C/87 Group (1) (M32C/87: 2-channel CAN module) Current as of Jul. 2008

Part Number	Package Code	ROM Capacity	RAM Capacity	Remarks	
M3087BFLGP	PLQP0144KA-A (144P6Q-A)				
M30879FLFP	PRQP0100JB-A (100P6S-A)	1 MB + 4 KB ⁽¹⁾			
M30879FLGP	PLQP0100KB-A (100P6Q-A)		48 KB		
M3087BFKGP	PLQP0144KA-A (144P6Q-A)	768 KB			
M30879FKGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾		Flash memory	
M30878FJGP	PLQP0144KA-A (144P6Q-A)	512 KB	24 KD		
M30876FJGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	31 KB		
M30875FHGP	PLQP0144KA-A (144P6Q-A)	384 KB	24 KB		
M30873FHGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	24 ND		
M30878MJ-XXXGP	PLQP0144KA-A (144P6Q-A)				
M30876MJ-XXXFP	PRQP0100JB-A (100P6S-A)	512 KB	31 KB		
M30876MJ-XXXGP	PLQP0100KB-A (100P6Q-A)			Mask ROM	
M30875MH-XXXGP	PLQP0144KA-A (144P6Q-A)	384 KB	24 KB		
M30873MH-XXXGP	PLQP0100KB-A (100P6Q-A)		2 4 ND		

NOTE:

Table 1.6 M32C/87 Group (2) (M32C/87A: 1-channel CAN module) Current as of Jul. 2008

Part Number	Package Code	ROM Capacity	RAM Capacity	Remarks		
M3087BFLAGP	PLQP0144KA-A (144P6Q-A)					
M30879FLAFP	PRQP0100JB-A (100P6S-A)	1 MB + 4 KB ⁽¹⁾				
M30879FLAGP	PLQP0100KB-A (100P6Q-A)		48 KB			
M3087BFKAGP	PLQP0144KA-A (144P6Q-A)	768 KB				
M30879FKAGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾		Flash memory		
M30878FJAGP	PLQP0144KA-A (144P6Q-A)	512 KB	31 KB			
M30876FJAGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	STRB			
M30875FHAGP	PLQP0144KA-A (144P6Q-A)	384 KB	24 KB			
M30873FHAGP	PLQP0100KB-A (100P6Q-A)	+ 4 KB ⁽¹⁾	24 ND			
M30878MJA-XXXGP	PLQP0144KA-A (144P6Q-A)					
M30876MJA-XXXFP	PRQP0100JB-A (100P6S-A)	512 KB	31 KB			
M30876MJA-XXXGP	PLQP0100KB-A (100P6Q-A)			Mask ROM		
M30875MHA-XXXGP	PLQP0144KA-A (144P6Q-A)	384 KB	24 KB			
M30873MHA-XXXGP	PLQP0100KB-A (100P6Q-A)	- 30 4 KB	2 4 ND			

NOTE:

1. Additional 4-Kbyte space is available for data flash memory.

^{1.} Additional 4-Kbyte space is available for data flash memory.

Current as of Jul. 2008 RAM Part Number Package Code Remarks Capacity Capacity M3087BFLBGP PLQP0144KA-A (144P6Q-A) 1 MB M30879FLBFP PRQP0100JB-A (100P6S-A) + 4 KB(1) M30879FLBGP PLQP0100KB-A (100P6Q-A) 48 KB M3087BFKBGP PLQP0144KA-A (144P6Q-A) 768 KB + 4 KB(1) M30879FKBGP PLQP0100KB-A (100P6Q-A) Flash memory M30878FJBGP PLQP0144KA-A (144P6Q-A) 512 KB 31 KB + 4 KB(1) M30876FJBGP PLQP0100KB-A (100P6Q-A) M30875FHBGP PLQP0144KA-A (144P6Q-A) 384 KB 24 KB + 4 KB⁽¹⁾ M30873FHBGP PLQP0100KB-A (100P6Q-A) M30878MJB-XXXGP PLQP0144KA-A (144P6Q-A) M30876MJB-XXXFP PRQP0100JB-A (100P6S-A) 512 KB 31 KB M30876MJB-XXXGP PLQP0100KB-A (100P6Q-A) Mask ROM M30875MHB-XXXGP PLQP0144KA-A (144P6Q-A) 384 KB 24 KB M30873MHB-XXXGP PLQP0100KB-A (100P6Q-A)

Table 1.7 M32C/87 Group (3) (M32C/87B: no CAN module)

NOTE:

1. Additional 4-Kbyte space is available for data flash memory.




Figure 1.1 **Product Numbering System**

1.3 **Block Diagram**

Figure 1.2 shows a block diagram of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B).




Figure 1.2 M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Block Diagram

1.4 Pin Assignments

Figures 1.3 to 1.5 show pin assignments (top view).




Figure 1.3 Pin Assignment for 144-Pin Package

Table 1.8 144-Pin Package List of Pin Names (1/4)

				.a.go =.o. o	· ,			
Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin ⁽¹⁾	Intelligent I/O Pin	Analog Pin	Bus Control Pin
1		P9_6			TXD4/SDA4/SRXD4/ CAN1OUT		ANEX1	
2		P9 5			CLK4/CAN1IN/CAN1WU		ANEX0	
3		P9_4		TB4IN	CTS4/RTS4/SS4		DA1	
4		P9_3		TB3IN	CTS3/RTS3/SS3		DA0	
5		P9_2		TB2IN	TXD3/SDA3/SRXD3	OUTC2_0/IEOUT/ISTXD2		
6		P9_1		TB1IN	RXD3/SCL3/STXD3	IEIN/ISRXD2		
7		P9_0		TB0IN	CLK3			
8		P14_6	ĪNT8					
9		P14_5	INT7					
10		P14_4	INT6					
11		P14_3				INPC1_7/OUTC1_7		
12		P14_2				INPC1_6/OUTC1_6		
13		P14_1				INPC1_5/OUTC1_5		
14		P14_0				INPC1_4/OUTC1_4		
15	BYTE							
16	CNVSS							
17	XCIN	P8_7						
18	XCOUT	P8_6						
19	RESET							
20	XOUT							
21	VSS							
22	XIN							
23	VCC1							
24		P8_5	NMI					
25		P8_4	INT2					
26		P8_3	INT1		CAN0IN/CAN1IN			
27		P8_2	INT0		CAN0OUT/CAN1OUT			
28		P8_1		TA4IN/U/RTP2_3	CTS5/RTS5	INPC1_5/OUTC1_5		
29		P8_0		TA4OUT/U	RXD5	ISRXD0		
30		P7_7		TA3IN/RTP2_2	CLK5/CAN0IN	INPC1_4/OUTC1_4/ ISCLK0		
31		P7_6		TA3OUT	TXD5/CAN0OUT	INPC1_3/OUTC1_3/ ISTXD0		
32		P7_5		TA2IN/W/RTP2_1		INPC1_2/OUTC1_2/ ISRXD1		
33		P7_4		TA2OUT/W/ RTP2_0		INPC1_1/OUTC1_1/ ISCLK1		
34		P7_3		TA1IN/V	CTS2/RTS2/SS2	INPC1_0/OUTC1_0/ ISTXD1		
35		P7_2		TA1OUT/V	CLK2			
36		P7_1		TA0IN/TB5IN/ RTP0_3	RXD2/SCL2/STXD2	INPC1_7/OUTC1_7/ OUTC2_2/ISRXD2/IEIN		
37		P7_0		TA0OUT/RTP0_2	TXD2/SDA2/SRXD2	INPC1_6/OUTC1_6/ OUTC2_0/ISTXD2/IEOUT		
38		P6_7			TXD1/SDA1/SRXD1			
39	VCC1							
40		P6_6			RXD1/SCL1/STXD1			

^{1.} The CAN pins cannot be used in M32C/87B. Only CAN0 pins can be used in M32C/87A.

Table 1.9 144-Pin Package List of Pin Names (2/4)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
41	VSS							
42		P6_5			CLK1			
43		P6_4			CTS1/RTS1/SS1	OUTC2_1/ISCLK2		
44		P6_3			TXD0/SDA0/SRXD0/ IrDAOUT			
45		P6_2			RXD0/SCL0/STXD0/ IrDAIN			
46		P6_1		RTP0_1	CLK0			
47		P6_0		RTP0_0	CTS0/RTS0/SS0			
48		P13_7				OUTC2_7		
49		P13_6				OUTC2_1/ISCLK2		
50		P13_5				OUTC2_2/ISRXD2/ IEIN		
51		P13_4				OUTC2_0/ISTXD2/ IEOUT		
52		P5_7						RDY
53		P5_6						ALE
54		P5_5						HOLD
55		P5_4						HLDA/ALE
56		P13_3				OUTC2_3		
57	VSS							
58		P13_2				OUTC2_6		
59	VCC2							
60		P13_1				OUTC2_5		
61		P13_0				OUTC2_4		
62	CLKOUT	P5_3						BCLK/ALE
63		P5_2						RD
64		P5_1						WRH/BHE
65		P5_0						WRL/WR
66		P12_7						
67		P12_6						
68		P12_5						
69		P4_7						CS0/A23
70		P4_6						CS1/A22
71		P4_5						CS2/A21
72		P4_4						CS3/A20
73		P4_3						A19
74	VCC2							
75		P4_2						A18
76	VSS							
77		P4_1						A17
78		P4_0						A16
79		P3_7						A15,[A15/D15]
80		P3_6						A14,[A14/D14]

Table 1.10 144-Pin Package List of Pin Names (3/4)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
81		P3_5						A13,[A13/D13]
82		P3_4						A12,[A12/D12]
83		P3_3						A11,[A11/D11]
84		P3_2						A10,[A10/D10]
85		P3_1						A9,[A9/D9]
86		P12_4						
87		P12_3			CTS6/RTS6			
88		P12_2			RXD6			
89		P12_1			CLK6			
90		P12_0			TXD6			
91	VCC2							
92		P3_0						A8,[A8/D8]
93	VSS							
94		P2_7					AN2_7	A7,[A7/D7]
95		P2_6					AN2_6	A6,[A6/D6]
96		P2_5					AN2_5	A5,[A5/D5]
97		P2_4					AN2_4	A4,[A4/D4]
98		P2_3					AN2_3	A3,[A3/D3]
99		P2_2					AN2_2	A2,[A2/D2]
100		P2_1					AN2_1	A1,[A1/D1]
101		P2_0					AN2_0	A0,[A0/D0]
102		P1_7	INT5					D15
103		P1_6	INT4					D14
104		P1_5	INT3					D13
105		P1_4						D12
106		P1_3						D11
107		P1_2						D10
108		P1_1						D9
109		P1_0						D8
110		P0_7					AN0_7	D7
111		P0_6					AN0_6	D6
112		P0_5					AN0_5	D5
113		P0_4					AN0_4	D4
114		P11_4						
115		P11_3				INPC1_3/OUTC1_3		
116		P11_2				INPC1_2/OUTC1_2/ ISRXD1		
117		P11_1				INPC1_1/OUTC1_1/ ISCLK1		
118		P11_0				INPC1_0/OUTC1_0/ ISTXD1		
119		P0_3					AN0_3	D3
120		P0_2					AN0_2	D2

144-Pin Package List of Pin Names (4/4) **Table 1.11**

_	 	•	1	- +	+	-1	-	i .
Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
121		P0_1					AN0_1	D1
122		P0_0					AN0_0	D0
123		P15_7			CTS6/RTS6		AN15_7	
124		P15_6			CLK6		AN15_6	
125		P15_5			RXD6		AN15_5	
126		P15_4			TXD6		AN15_4	
127		P15_3			CTS5/RTS5		AN15_3	
128		P15_2			RXD5	ISRXD0	AN15_2	
129		P15_1			CLK5	ISCLK0	AN15_1	
130	VSS							
131		P15_0			TXD5	ISTXD0	AN15_0	
132	VCC1							
133		P10_7	KI3	RTP3_3			AN_7	
134		P10_6	KI2	RTP3_2			AN_6	
135		P10_5	KI1	RTP3_1			AN_5	
136		P10_4	KI0	RTP3_0			AN_4	
137		P10_3		RTP1_3			AN_3	
138		P10_2		RTP1_2			AN_2	
139		P10_1		RTP1_1			AN_1	
140	AVSS							
141	-	P10_0		RTP1_0			AN_0	
142	VREF							
143	AVCC							
144		P9_7			RXD4/SCL4/STXD4		ADTRG	




Figure 1.4 Pin Assignment for 100-Pin Package




Figure 1.5 Pin Assignment for 100-Pin Package

Table 1.12 100-Pin Package List of Pin Names (1/3)

Pin	No.	Control	Port	Interrupt	Timer Pin	UART/CAN Pin(1)	Intelligent I/O Pin	Analog	Bus Control
FP	GP	Pin		Pin	Tillier Tilli		intelligent I/O i III	Pin	Pin
1	99		P9_6			TXD4/SDA4/SRXD4/ CAN1OUT		ANEX1	
2	100		P9_5			CLK4/CAN1IN/ CAN1WU		ANEX0	
3	1		P9_4		TB4IN	CTS4/RTS4/SS4		DA1	
4	2		P9_3		TB3IN	CTS3/RTS3/SS3		DA0	
5	3		P9 2		TB2IN	TXD3/SDA3/SRXD3	OUTC2_0/IEOUT/ISTXD2		
6	4		P9_1		TB1IN	RXD3/SCL3/STXD3	IEIN/ISRXD2		
7	5		P9_0		TB0IN	CLK3			
8	6	BYTE							
9	7	CNVSS							
10	8	XCIN	P8_7						
11	9	XCOUT	P8_6						
12	10	RESET	_						
13	11	XOUT							
14	12	VSS							
15	13	XIN							
16	14	VCC1							
17	15		P8_5	NMI					
18	16		P8 4	INT2					
19	17		P8_3	INT1		CAN0IN/CAN1IN			
20	18		P8_2	INT0		CAN0OUT/CAN1OUT			
21	19		P8_1		TA4IN/U/RTP2_3		INPC1_5/OUTC1_5		
22	20		P8_0		TA4OUT/U	RXD5	ISRXD0		
23	21		P7_7		TA3IN/RTP2_2	CLK5/CAN0IN	INPC1_4/OUTC1_4/ ISCLK0		
24	22		P7_6		TA3OUT	TXD5/CAN0OUT	INPC1_3/OUTC1_3/ ISTXD0		
25	23		P7_5		TA2IN/W/RTP2_1		INPC1_2/OUTC1_2 ISRXD1		
26	24		P7_4		TA2OUT/W/ RTP2_0		INPC1_1/OUTC1_1/ ISCLK1		
27	25		P7_3		TA1IN/V	CTS2/RTS2/SS2	INPC1_0/OUTC1_0/ ISTXD1		
28	26		P7_2		TA1OUT/V	CLK2			
29	27		P7_1		TA0IN/TB5IN/ RTP0_3	RXD2/SCL2/STXD2	INPC1_7/OUTC1_7/ OUTC2_2/ISRXD2/IEIN		
30	28		P7_0		TA0OUT/RTP0_2	TXD2/SDA2/SRXD2	INPC1_6/OUTC1_6/ OUTC2_0/ISTXD2/IEOUT		
31	29		P6_7			TXD1/SDA1/SRXD1			
32	30		P6_6			RXD1/SCL1/STXD1			
33	31		P6_5			CLK1			
34	32		P6_4			CTS1/RTS1/SS1	OUTC2_1/ISCLK2		
35	33		P6_3			TXD0/SDA0/SRXD0/ IrDAOUT			
36	34		P6_2			RXD0/SCL0/STXD0/ IrDAIN			
37	35		P6_1		RTP0_1	CLK0			
38	36		P6_0		RTP0_0	CTS0/RTS0/SS0			
39	37		P5_7						RDY
40	38		P5_6						ALE

NOTE:

1. The CAN pins cannot be used in M32C/87B. Only CAN0 pins can be used in M32C/87A.

Table 1.13 100-Pin Package List of Pin Names (2/3)

Pin		Control	Port	Interrupt	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog	Bus Control
FP	GP	Pin		Pin	Timer Tim	67 (17 67 (17 1 III	intelligent i/O 1 iii	Pin	Pin
41	39		P5_5						HOLD
42	40		P5_4						HLDA/ALE
43	41	CLKOUT	P5_3						BCLK/ALE
44	42		P5_2						RD
45	43		P5_1						WRH/BHE
46	44		P5_0						WRL/WR
47	45		P4_7						CS0/A23
48	46		P4_6						CS1/A22
49	47		P4_5						CS2/A21
50	48		P4_4						CS3/A20
51	49		P4_3						A19
52	50		P4_2						A18
53	51		P4_1						A17
54	52		P4_0						A16
55	53		P3_7						A15,[A15/D15]
56	54		P3_6	ĺ					A14,[A14/D14]
57	55		P3_5						A13,[A13/D13]
58	56		P3_4						A12,[A12/D12]
59	57		P3_3						A11,[A11/D11]
60	58		P3_2						A10,[A10/D10]
61	59		P3_1						A9,[A9/D9]
62	60	VCC2							
63	61		P3_0						A8,[A8/D8]
64	62	VSS							
65	63		P2_7					AN2_7	A7,[A7/D7]
66	64		P2_6						A6,[A6/D6]
67	65		P2_5						A5,[A5/D5]
68	66		P2_4						A4,[A4/D4]
69	67		P2_3						A3,[A3/D3]
70	68		P2_2						A2,[A2/D2]
71	69		P2_1						A1,[A1/D1]
72	70		P2_0					AN2_0	A0,[A0/D0]

Table 1.14 100-Pin Package List of Pin Names (3/3)

Pin	No.	Control	Port	Interrupt	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog	
FP	GP	Pin	1 011	Pin	TimerTim	OAIXI7CANT III	intelligent I/O i in	Pin	Pin
73	71		P1_7	INT5					D15
74	72		P1_6	INT4					D14
75	73		P1_5	INT3					D13
76	74		P1_4						D12
77	75		P1_3						D11
78	76		P1_2						D10
79	77		P1_1						D9
80	78		P1_0						D8
81	79		P0_7					AN0_7	D7
82	80		P0_6					AN0_6	D6
83	81		P0_5					AN0_5	D5
84	82		P0_4					AN0_4	D4
85	83		P0_3					AN0_3	D3
86	84		P0_2					AN0_2	D2
87	85		P0_1					AN0_1	D1
88	86		P0_0					AN0_0	D0
89	87			KI3	RTP3_3			AN_7	
90	88		P10_6	KI2	RTP3_2			AN_6	
91	89		P10_5	KI1	RTP3_1			AN_5	
92	90		P10_4	KI0	RTP3_0			AN_4	
93	91		P10_3		RTP1_3			AN_3	
94	92		P10_2		RTP1_2			AN_2	
95	93		P10_1		RTP1_1			AN_1	
96	94	AVSS							
97	95		P10_0		RTP1_0			AN_0	
98	96	VREF			_				
99	97	AVCC							
100	98		P9_7			RXD4/SCL4/STXD4		ADTRG	

1.5 **Pin Functions**

Pin Functions (100-Pin and 144-Pin Packages) (1/4) **Table 1.15**

		•		3 / ()
Туре	Symbol	I/O Type	Supply Voltage	Description
Power supply	VCC1,VCC2 VSS	_	_	Apply 3.0 to 5.5 V to pins VCC1 and VCC2, and 0 V to the VSS pin. The input condition of VCC1 ≥ VCC2 must be met.
Analog power supply input	AVCC AVSS	_	VCC1	Power supply input pins to the A/D converter and D/A converter. Connect the AVCC pin to VCC1, and the AVSS pin to VSS.
Reset input	RESET	I	VCC1	The MCU is placed in the reset state while applying an "L" signal to the RESET pin.
CNVSS	CNVSS	I	VCC1	This pin switches processor mode. Apply an "L" to the CNVSS pin to start up in single-chip mode, or an "H" to start up in microprocessor mode (mask ROM, flash memory version) and boot mode (flash memory version).
External data bus width select input	BYTE	I	VCC1	This pin switches a data bus width in external memory space 3. A data bus is 16 bits wide when the BYTE pin is held "L" and 8 bits wide when it is held "H". Fix to either "L" or "H". Apply an "L" to the BYTE pin in single-chip mode.
Bus control Pins	D0 to D7	I/O	VCC2	Data (D0 to D7) input/output pins while accessing an external memory space with separate bus.
	D8 to D15	I/O	VCC2	Data (D8 to D15) input/output pins while accessing an external memory space with 16-bit separate bus.
	A0 to A22	0	VCC2	Address bits (A0 to A22) output pins.
	A23	0	VCC2	Inverted address bit (A23) output pin.
	A0/D0 to A7/D7	I/O	VCC2	Data (D0 to D7) input/output and 8 low-order address bits (A0 to A7) output are performed by time-sharing these pins while accessing an external memory space with multiplexed bus.
	A8/D8 to A15/D15	I/O	VCC2	Data (D8 to D15) input/output and 8 middle-order address bits (A8 to A15) output are performed by time-sharing these pins while accessing an external memory space with 16-bit multiplexed bus.
	CS0 to CS3	0	VCC2	Chip-select signal output pins used to specify external devices.
	WRL/WR WRH/BHE RD	0	VCC2	WRL, WRH, (WR, BHE) and RD signal output pins. WRL and WRH can be switched with WR and BHE by a program. • WRL, WRH and RD are selected: If external data bus is 16 bits wide, data is written to an even address in external memory space while an "L" is output from the WRL pin. Data is written to an odd address while an "L" is output from the WRH pin. Data is read while an "L" is output from the RD pin. • WR, BHE and RD are selected: Data is written while an "L" is output from the WR pin. Data is read while an "L" is output from the RD pin. Data in odd address is accessed while an "L" is output from the BHE pin. Select WR, BHE and RD when an external data bus is 8 bits wide.
	ALE	0	VCC2	ALE signal is used for the external devices to latch address signals when the multiplexed bus is selected.
	HOLD	I	VCC2	The $\underline{\text{MCU}}$ is placed in a hold state while an "L" signal is applied to the $\overline{\text{HOLD}}$ pin.
	HLDA	0	VCC2	The $\overline{\text{HLDA}}$ pin outputs an "L" while the MCU is placed in a hold state.
	RDY	I	VCC2	Bus is placed in a wait state while an "L" signal is applied to the RDY pin.

I: Input O: Output I/O: Input and output

Table 1.16 Pin Functions (100-Pin and 144-Pin Packages) (2/4)

Туре	Symbol	I/O Type	Supply Voltage	Description	
Main clock input	XIN	-	VCC1	Input/output pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To	
Main clock output	XOUT	0	VCC1	apply an external clock, apply it to XIN and leave XOUT open.	
Sub clock input	XCIN	_	VCC1	Input/output pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To apply an external	
Sub clock output	XCOUT	0	VCC1	clock, apply it to XCIN and leave XCOUT open.	
BCLK output	BCLK	0	VCC2	Bus clock output pin.	
Clock output	CLKOUT	0	VCC2	The CLKOUT pin outputs the clock having the same frequency as fC, f8, or f32.	
INT interrupt	INT0 to INT2	_	VCC1	INT interrupt input pins.	
input	INT3 to INT5	Ι	VCC2		
NMI interrupt input	NMI	_	VCC1	NMI interrupt input pin. Connect the NMI pin to VCC1 via a resistor when the NMI interrupt is not used.	
Timer A	TA0OUT to TA4OUT	I/O	VCC1	Timer A0 to A4 input/output pins. (TA0OUT is N-channel open drain output.)	
	TA0IN to TA4IN	_	VCC1	Timer A0 to A4 input pins.	
Timer B	TB0IN to TB5IN	Ι	VCC1	Timer B0 to B5 input pins.	
Three-phase motor control timer output	$\overline{U}, \overline{\overline{U}}, \overline{V}, \overline{\overline{V}}, \overline{W}$	0	VCC1	Three-phase motor control timer output pins.	
Serial	CTS0 to CTS5	Ι	VCC1	Input pins to control data transmission.	
interface	RTS0 to RTS5	0	VCC1	Output pins to control data reception.	
	CLK0 to CLK5	I/O	VCC1	Serial clock input/output pins.	
	RXD0 to RXD5	_	VCC1	Serial data input pins.	
	TXD0 to TXD5	0	VCC1	Serial data output pins. (TXD2 is N-channel open drain output.)	
I ² C mode	SDA0 to SDA4	I/O	VCC1	Serial data input/output pins. (SDA2 is N-channel open drain output.)	
	SCL0 to SCL4	I/O	VCC1	Serial clock input/output pins. (SCL2 is N-channel open drain output.)	
Serial interface	STXD0 to STXD4	0	VCC1	Serial data output pins when slave mode is selected. (STXD2 is N-channel open drain output.)	
special function	SRXD0 to SRXD4	_	VCC1	Serial data input pins when slave mode is selected.	
	SS0 to SS4	1	VCC1	Control input pins used in the serial interface special mode.	
IrDA	IrDAIN	I	VCC1	IrDA serial data input pin.	
	IrDAOUT	0	VCC1	IrDA serial data output pin.	
CAN ⁽¹⁾	CAN0IN, CAN1IN	Ι	VCC1	Received data input pins for the CAN communication function.	
	CAN0OUT, CAN1OUT	0	VCC1	Transmit data output pins for the CAN communication function.	
	CAN1WU	_	VCC1	CAN wake-up interrupt input pin.	

I: Input O: Output I/O: Input and output NOTE:

^{1.} The CAN pins cannot be used in M32C/87B. Only CAN0 pins can be used in M32C/87A.

Table 1.17 Pin Functions (100-Pin and 144-Pin Package) (3/4)

Typo	Symbol	I/O	Supply	Description
Type	•	Туре	Voltage	·
Intelligent I/O	INPC1_0 to INPC1_3	I	VCC1/ VCC2 ⁽¹⁾	Input pins for the time measurement function.
	INPC1_4 to INPC1_7	I	VCC1	
	OUTC1_0 to OUTC1_3	0	VCC1/ VCC2 ⁽¹⁾	Output pins for the waveform generation function. (OUTC1_6/OUTC2_0 and OUTC1_7/OUTC2_2 assigned to ports 7_0 and 7_1 are N-channel open drain output.)
	OUTC1_4 to OUTC1_7	0	VCC1	
	OUTC2_0 to OUTC2_2	0	VCC1/ VCC2 ⁽¹⁾	
	ISCLK0	I/O	VCC1	Clock input/output pins for the intelligent I/O communication
	ISCLK1, ISCLK2	0	VCC1/ VCC2 ⁽¹⁾	function.
	ISRXD0	ı	VCC1	Data input pins for the intelligent I/O communication function.
	ISRXD1, ISRXD2	1	VCC1/ VCC2 ⁽¹⁾	
	ISTXD0	0	VCC1	Data output pins for the intelligent I/O communication function.
	ISTXD1, ISTXD2	0	VCC1/ VCC2 ⁽¹⁾	(ISTXD2 assigned to port 7_0 is N-channel open drain output.)
	IEIN	I	VCC1/ VCC2 ⁽¹⁾	Data input pin for the intelligent I/O communication function.
	IEOUT	0	VCC1/ VCC2 ⁽¹⁾	Data output pin for the intelligent I/O communication function. (IEOUT assigned to port 7_0 is N-channel open drain output.)
Reference voltage input	VREF	I	_	The VREF pin supplies the reference voltage to the A/D converter and D/A converter.
A/D converter	AN_0 to AN_7		VCC1	Analog input pins for the A/D converter.
	AN0_0 to AN0_7, AN2_0 to AN2_7	-	VCC2	
	ADTRG	I	VCC1	External trigger input pin for the A/D converter.
	ANEX0	I/O	VCC1	Extended analog input pin for the A/D converter or output pin in external op-amp connection mode.
	ANEX1		VCC1	Extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	VCC1	Output pins for the D/A converter.
Real-time port	RTP0_0 to RTP0_3 RTP1_0 to RTP1_3 RTP2_0 to RTP2_3 RTP3_0 to RTP3_3	0	VCC1	These pins function as real-time ports. (RTP0_2 and RTP0_3 are N-channel open drain output.)

I: Input O: Output I/O: Input and output NOTE:

1. Only VCC1 can be used in the 100-pin package.

Table 1.18 Pin Functions (100-Pin and 144-Pin Package) (4/4)

Туре	Symbol	I/O Type	Supply Voltage	Description
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7		VCC2	8-bit CMOS I/O ports. The Port Pi Direction Register (i = 0 to 15) determines if each pin is used as an input port or an output port. The Pull-Up Control Registers determine if the input ports, divided into groups of four, are pulled up or not.
	P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7		VCC1	These 8-bit I/O ports are functionally equivalent to P0. (P7_0 and P7_1 are N-channel open drain output.)
	P8_0 to P8_4 P8_6, P8_7	I/O	VCC1	These I/O ports are functionally equivalent to P0.
Input port	P8_5	ı	VCC1	Shares the pin with NMI. Input port to read NMI pin level.
Key input interrupt input	KI0 to KI3	_	VCC1	Key input interrupt input pins.

I: Input O: Output I/O: Input and output

Table 1.19 Pin Functions (144-Pin Package Only)

Туре	Symbol	I/O Type	Supply Voltage	Description
INT Interrupt Input	INT6 to INT8	I	VCC1	INT interrupt input pins.
Serial interface	CTS6	I	VCC1/ VCC2	Input pin to control data transmission.
	RTS6	0	VCC1/ VCC2	Output pin to control data reception.
	CLK6	I/O	VCC1/ VCC2	Serial clock input/output pin.
	RXD6	I	VCC1/ VCC2	Serial data input pin.
	TXD6	0	VCC1/ VCC2	Serial data output pin.
Intelligent I/O	OUTC2_3 to OUTC2_7	0	VCC2	Output pins for the waveform generation function.
A/D converter	AN15_0 to AN15_7	I	VCC1	Analog input pins for the A/D converter.
I/O port	P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7	I/O	VCC2	These I/O ports are functionally equivalent to P0.
	P14_0 to P14_6, P15_0 to P15_7	I/O	VCC1	These I/O ports are functionally equivalent to P0.

I: Input O: Output I/O: Input and output

Central Processing Unit (CPU) 2.

Figure 2.1 shows the CPU registers.

The register bank is comprised of eight registers (R0, R1, R2, R3, A0, A1, SB, and FB) out of 28 CPU registers. There are two sets of register banks.




Figure 2.1 **CPU Register**

2.1 **General Registers**

2.1.1 Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit data registers. R0 can be combined with R2 and used as a 32-bit data register (R2R0). The same applies to R3R1.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers used for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register used for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register used for FB-relative addressing.

2.1.5 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to 2.1.8 Flag Register (FLG) for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.6 **Interrupt Table Register (INTB)**

INTB is a 24-bit register indicating the starting address of a relocatable interrupt vector table.

2.1.7 **Program Counter (PC)**

PC is 24 bits wide and indicates the address of the next instruction to be executed.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating the CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether or not carry or borrow has been generated after executing an instruction.

2.1.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.1.8.3 Zero Flag (Z)

The Z flag becomes 1 when an arithmetic operation results in 0; otherwise becomes 0.

2.1.8.4 Sign Flag (S)

The S flag becomes 1 when an arithmetic operation results in a negative value; otherwise becomes 0.

2.1.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is set to 0. Register bank 1 is selected when this flag is set to 1.

2.1.8.6 Overflow Flag (O)

The O flag becomes 1 when an arithmetic operation results in an overflow; otherwise becomes 0.



2.1.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0 and enabled when it is set to 1. The I flag becomes 0 when an interrupt request is acknowledged.

2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0. USP is selected when the U flag is set to 1.

The U flag becomes 0 when a hardware interrupt request is acknowledged or the INT instruction specifying software interrupt numbers 0 to 31 is executed.

2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority level than IPL, the interrupt is enabled.

2.1.8.10 Reserved Space

Only write 0 to bits assigned to the reserved space. When read, the bits return undefined values.

2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows:

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

Refer to 11.4 High-Speed Interrupt for details.

2.3 DMAC-Associated Registers

Registers associated with the DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA memory address reload register (DRA0, DRA1)
- DMA SFR address register (DSA0, DSA1)

Refer to 13. DMAC for details.

Page 25 of 587

3. Memory

Figure 3.1 shows a memory map of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B).

The M32C/87 Group (M32C/87, M32C/87A, M32C/87B) has 16-Mbyte address space from addresses 000000h to FFFFFFh.

The internal ROM is allocated in lower addresses, beginning with address FFFFFh. For example, a 512-Kbyte internal ROM area is allocated in addresses F80000h to FFFFFFh.

The fixed interrupt vectors are allocated in addresses FFFFDCh to FFFFFFh. They store the starting address of each interrupt routine. Refer to **11. Interrupts** for details.

The internal RAM is allocated higher addresses, beginning with address 000400h. For example, a 48-Kbyte internal RAM area is allocated in addresses 000400h to 00C3FFh. The internal RAM is used not only for storing data but for the stacks when subroutines are called or when interrupt requests are acknowledged.

SFRs are allocated in addresses 000000h to 0003FFh. The peripheral function control registers such as for I/O ports, A/D converters, serial interfaces, timers are allocated here. All blank spaces within SFRs are reserved and cannot be accessed by users.

The special page vectors are allocated addresses FFFE00h to FFFFDBh. They are used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication M32C/80 Series Software Manual for details.




Figure 3.1 Memory Map

Special Function Registers (SFRs) 4.

Special Function Registers (SFRs) are the control registers of peripheral functions. Tables 4.1 to 4.20 list SFR address maps.

Table 4.1 SFR Address Map (1/20)

Address	Register	Symbol	After Reset
0000h		,	
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 ⁽¹⁾	PM0	1000 0000b(CNVSS="L") 0000 0011b(CNVSS="H")
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	0000 1000b
0007h	System Clock Control Register 1	CM1	0010 0000b
0008h			
0009h	Address Match Interrupt Enable Register	AIER	00h
000Ah	Protect Register	PRCR	XXXX 0000b
000Bh	External Data Bus Width Control Register	DS	XXXX 1000b(BYTE="L") XXXX 0000b(BYTE="H")
000Ch	Main Clock Division Register	MCD	XXX0 1000b
000Dh	Oscillation Stop Detection Register	CM2	00h
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XX XXXXb
0010h			
0011h	Address Match Interrupt Register 0	RMAD0	000000h
0012h			
0013h	Processor Mode Register 2	PM2	00h
0014h			
0015h	Address Match Interrupt Register 1	RMAD1	000000h
0016h			
0017h	Voltage Detection Register 2	VCR2	00h
0018h			
0019h	Address Match Interrupt Register 2	RMAD2	000000h
001Ah		14004	2000 10001
001Bh	Voltage Detection Register 1	VCR1	0000 1000b
001Ch	Address Made Later at Basiness	DMA DO	0000001
001Dh	Address Match Interrupt Register 3	RMAD3	000000h
001Eh 001Fh			
001FII 0020h			
0020H			
002111 0022h			
0022h			
0023h			
0024H			
0025h	PLL Control Register 0	PLC0	0001 X010b
0027h	PLL Control Register 1	PLC1	000X 0000b
0028h			
0029h	Address Match Interrupt Register 4	RMAD4	000000h
002Ah	, ,		
002Bh			
002Ch			
002Dh	Address Match Interrupt Register 5	RMAD5	000000h
002Eh	· -		
002Fh	Vdet4 Detection Interrupt Register	D4INT	XX00 0000b

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTE:

1. Bits PM01 and PM00 in the PM0 register materials.

Bits PM01 and PM00 in the PM0 register maintain values set before reset, even after software reset or watchdog timer reset has been performed.



Table 4.2 SFR Address Map (2/20)

Address	Register	Symbol	After Reset
0030h	<u> </u>	<u> </u>	
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h	Address Match Interrupt Register 6	RMAD6	000000h
003Ah	Address water interrupt register o	TUVIADO	00000011
003An			
003Bh			
003Dh	Address Match Interrupt Register 7	RMAD7	000000h
003Eh	Address Match Interrupt Register /	RIVIAD1	00000011
003En			
003Fn 0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h	External Space Wait Control Register 0	EWCR0	X0X0 0011b
0049h	External Space Wait Control Register 1	EWCR1	X0X0 0011b
004Ah	External Space Wait Control Register 2	EWCR2	X0X0 0011b
004Bh	External Space Wait Control Register 3	EWCR3	X0X0 0011b
004Ch			
004Dh			
004Eh			
004Fh			
0050h			
0051h			
0052h			
0053h			
0054h			
0055h	Flash Memory Control Register 1	FMR1	0000 0X0Xb
0056h			
0057h	Flash Memory Control Register 0	FMR0	0000 0001b(Flash Memory) XXXX XXX0b(Mask ROM)
0058h			
0059h			
005Ah			
005Bh			
005Ch			
005Dh			
005Eh			
005Fh			
V: Undofinad			ı

X: Undefined

Blank spaces are all reserved. No access is allowed.

Table 4.3 SFR Address Map (3/20)

Address	Register	Symbol	After Reset
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
0069h	Timer B5 Interrupt Control Register	TB5IC	XXXX X000b
006Ah	DMA2 Interrupt Control Register	DM2IC	XXXX X000b
006Bh	UART2 Receive/ACK Interrupt Control Register	S2RIC	XXXX X000b
006Ch	Timer A0 Interrupt Control Register	TAOIC	XXXX X000b
006Dh	UART3 Receive/ACK Interrupt Control Register	S3RIC	XXXX X000b
006Eh	Timer A2 Interrupt Control Register	TA2IC	XXXX X000b
006Fh	UART4 Receive/ACK Interrupt Control Register	S4RIC	XXXX X000b
0070h	Timer A4 Interrupt Control Register	TA4IC	XXXX X000b
0071h	UART0/UART3 Bus Conflict Detection Interrupt Control Register	BCN0IC/BCN3IC	XXXX X000b
0072h	UART0 Receive/ACK Interrupt Control Register	SORIC	XXXX X000b
0073h	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X000b
0074h	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X000b
0075h	II/O Interrupt Control Register 0 / CAN1 interrupt Control Register 0	IIO0IC/CAN3IC	XXXX X000b
0076h	Timer B1 Interrupt Control Register	TB1IC	XXXX X000b
0077h	II/O Interrupt Control Register 2	IIO2IC	XXXX X000b
0078h	Timer B3 Interrupt Control Register	TB3IC	XXXX X000b
0079h	II/O Interrupt Control Register 4	IIO4IC	XXXX X000b
007Ah	INT5 Interrupt Control Register	INT5IC	XX00 X000b
007Bh	II/O Interrupt Control Register 6	IIO6IC	XXXX X000b
007Ch	INT3 Interrupt Control Register	INT3IC	XX00 X000b
007Dh	II/O Interrupt Control Register 8	IIO8IC	XXXX X000b
007Eh	INT1 Interrupt Control Register	INT1IC	XX00 X000b
007En	II/O Interrupt Control Register 10 / CAN0 Interrupt Control Register 1	IIO10IC/CAN1IC	XXXX X000b
0080h	ino interrupt control Register 107 CANO interrupt control Register 1	IIO TOTO/OANTIO	XXX X0000
0080h	II/O Interrupt Control Register 11 / CAN0 Interrupt Control Register 2	IIO11IC/CAN2IC	XXXX X000b
0082h	ino interrupt control register 117 oarvo interrupt control register 2	IIOT IIO/OAIVZIO	AXXX X000D
0083h			
0084h			
0085h			
0086h			
0087h			
0087H	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
0089h	UART2 Transmit/NACK Interrupt Control Register	S2TIC	XXXX X000b
008Ah	DMA3 Interrupt Control Register	DM3IC	XXXX X000b
008Bh	UART3 Transmit/NACK Interrupt Control Register	S3TIC	XXXX X000b
008Ch	Timer A1 Interrupt Control Register	TA1IC	XXXX X000b
008Dh	UART4 Transmit/NACK Interrupt Control Register	S4TIC	XXXX X000b
008Eh	Timer A3 Interrupt Control Register	TA3IC	XXXX X000b
008Fh	UART2 Bus Conflict Detection Interrupt Control Register	BCN2IC	XXXX X000b
000111	5. 1.1.2 233 Common Dottomon Interrupt Control Register	20.12.0	.3000 70000

Table 4.4 SFR Address Map (4/20)

Address	Register	Symbol	After Reset
0090h	UART0 Transmit/NACK Interrupt Control Register	SOTIC	XXXX X000b
0091h	UART1/UART4 Bus Conflict Detection Interrupt Control Register	BCN1IC/BCN4IC	XXXX X000b
0092h	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X000b
0093h	Key Input Interrupt Control Register	KUPIC	XXXX X000b
0094h	Timer B0 Interrupt Control Register	TB0IC	XXXX X000b
0095h	II/O Interrupt Control Register 1 / CAN1 Interrupt Control Register 1	IIO1IC/CAN4IC	XXXX X000b
0096h	Timer B2 Interrupt Control Register	TB2IC	XXXX X000b
0097h	II/O Interrupt Control Register 3	IIO3IC	XXXX X000b
0098h	Timer B4 Interrupt Control Register	TB4IC	XXXX X000b
0099h	II/O Interrupt Control Register 5 /CAN1 Interrupt Control Register 2	IIO5IC/CAN5IC	XXXX X000b
009Ah	INT4 Interrupt Control Register	INT4IC	XX00 X000b
009Bh	II/O Interrupt Control Register 7	IIO7IC	XXXX X000b
009Ch	INT2 Interrupt Control Register	INT2IC	XX00 X000b
009Dh	II/O Interrupt Control Register 9 / CAN0 Interrupt Control Register 0	IIO9IC/CAN0IC	XXXX X000b
009Eh	INTO Interrupt Control Register	INTOIC	XX00 X000b
009Fh	Exit Priority Register	RLVL	XXXX 0000b
00A0h	Interrupt Request Register 0	IIO0IR	0000 000Xb
00A1h	Interrupt Reguest Register 1	IIO1IR	0000 000Xb
00A2h	Interrupt Request Register 2	IIO2IR	0000 000Xb
00A3h	Interrupt Request Register 3	IIO3IR	0000 000Xb
00A4h	Interrupt Request Register 4	IIO4IR	0000 000Xb
00A5h	Interrupt Request Register 5	IIO5IR	0000 000Xb
00A6h	Interrupt Request Register 6	IIO6IR	0000 000Xb
00A7h	Interrupt Request Register 7	IIO7IR	0000 000Xb
00A8h	Interrupt Request Register 8	IIO8IR	0000 000Xb
00A9h	Interrupt Request Register 9	IIO9IR	0000 000Xb
00AAh	Interrupt Request Register 10	IIO10IR	0000 000Xb
00ABh	Interrupt Request Register 11	IIO11IR	0000 000Xb
00ACh			
00ADh			
00AEh			
00AFh			
00B0h	Interrupt Enable Register 0	IIO0IE	00h
00B1h	Interrupt Enable Register 1	IIO1IE	00h
00B2h	Interrupt Enable Register 2	IIO2IE	00h
00B3h	Interrupt Enable Register 3	IIO3IE	00h
00B4h	Interrupt Enable Register 4	IIO4IE	00h
00B5h	Interrupt Enable Register 5	IIO5IE	00h
00B6h	Interrupt Enable Register 6	IIO6IE	00h
00B7h	Interrupt Enable Register 7	IIO7IE	00h
00B8h	Interrupt Enable Register 8	IIO8IE	00h
00B9h	Interrupt Enable Register 9	IIO9IE	00h
00BAh	Interrupt Enable Register 10	IIO10IE	00h
00BBh	Interrupt Enable Register 11	IIO11IE	00h
00BCh			
00BDh			
00BEh			
00BFh			
to 00DFh			

Table 4.5 SFR Address Map (5/20)

Table 4.5	Si N Address Map (3/20)		
Address	Register	Symbol	After Reset
00E0h			
00E1h			
00E2h			
00E3h			
00E4h			
00E5h			
00E6h			
00E7h			
00E8h			XXXX XXXXb
00E9h	Group 0 SI/O Receive Buffer Register	G0RB	XXX0 XXXXb
00EAh	Group 0 Transmit Buffer/Receive Data Register	G0TB/G0DR	XXh
00EBh	Gloup o Transmit Bullen Necelve Data Negister	GOTB/GODK	AAII
	Croup & Bossins Input Bosister	CODI	VVh
00ECh	Group 0 Receive Input Register	G0RI	XXh
00EDh	Group 0 SI/O Communication Mode Register	G0MR	00h
00EEh	Group 0 Transmit Output Register	G0TO	XXh
00EFh	Group 0 SI/O Communication Control Register	G0CR	0000 X011b
00F0h	Group 0 Data Compare Register 0	G0CMP0	XXh
00F1h	Group 0 Data Compare Register 1	G0CMP1	XXh
00F2h	Group 0 Data Compare Register 2	G0CMP2	XXh
00F3h	Group 0 Data Compare Register 3	G0CMP3	XXh
00F4h	Group 0 Data Mask Register 0	G0MSK0	XXh
00F5h	Group 0 Data Mask Register 1	G0MSK1	XXh
00F6h	Communication Clock Select Register	CCS	XXXX 0000b
00F7h			
00F8h	Croup & Bosoiya CBC Code Bosister	G0RCRC	XXXXh
00F9h	Group 0 Receive CRC Code Register	GUNCINO	***************************************
00FAh	Craun O Transmit CDC Code Degister	COTCDC	00006
00FBh	Group 0 Transmit CRC Code Register	G0TCRC	0000h
00FCh	Group 0 SI/O Expansion Mode Register	G0EMR	00h
00FDh	Group 0 SI/O Extended Receive Control Register	G0ERC	00h
00FEh	Group 0 SI/O Special Communication Interrupt Detection Register	G0IRF	0000 XXXXb
00FFh	Group 0 SI/O Extended Transmit Control Register	G0ETC	0000 0XXXb
0100h			
0101h	Group 1 Time Measurement/Waveform Generation Register 0	G1TM0/G1PO0	XXXXh
0102h			
0103h	Group 1 Time Measurement/Waveform Generation Register 1	G1TM1/G1PO1	XXXXh
0104h			
0105h	Group 1 Time Measurement/Waveform Generation Register 2	G1TM2/G1PO2	XXXXh
0106h			
0107h	Group 1 Time Measurement/Waveform Generation Register 3	G1TM3/G1PO3	XXXXh
0107H			
0100h	Group 1 Time Measurement/Waveform Generation Register 4	G1TM4/G1PO4	XXXXh
010Ah	Group 1 Time Measurement/Waveform Generation Register 5	G1TM5/G1PO5	XXXXh
010Bh			
010Ch	Group 1 Time Measurement/Waveform Generation Register 6	G1TM6/G1PO6	XXXXh
010Dh			
010Eh	Group 1 Time Measurement/Waveform Generation Register 7	G1TM7/G1PO7	XXXXh
010Fh			
0110h	Group 1 Waveform Generation Control Register 0	G1POCR0	0000 X000b
0111h	Group 1 Waveform Generation Control Register 1	G1POCR1	0X00 X000b
0112h	Group 1 Waveform Generation Control Register 2	G1POCR2	0X00 X000b
0113h	Group 1 Waveform Generation Control Register 3	G1POCR3	0X00 X000b
0114h	Group 1 Waveform Generation Control Register 4	G1POCR4	0X00 X000b
0115h	Group 1 Waveform Generation Control Register 5	G1POCR5	0X00 X000b
0116h	Group 1 Waveform Generation Control Register 6	G1POCR6	0X00 X000b
0117h	Group 1 Waveform Generation Control Register 7	G1POCR7	0X00 X000b
0118h	Group 1 Time Measurement Control Register 0	G1TMCR0	00h
0119h	Group 1 Time Measurement Control Register 1	G1TMCR1	00h
	,		1 -

Table 4.6 SFR Address Map (6/20)

			1 46 5
Address	Register	Symbol	After Reset
011Ah	Group 1 Time Measurement Control Register 2	G1TMCR2	00h
011Bh	Group 1 Time Measurement Control Register 3	G1TMCR3	00h
011Ch	Group 1 Time Measurement Control Register 4	G1TMCR4	00h
011Dh	Group 1 Time Measurement Control Register 5	G1TMCR5	00h
011Eh	Group 1 Time Measurement Control Register 6	G1TMCR6	00h
011Fh	Group 1 Time Measurement Control Register 7	G1TMCR7	00h
0120h	Group 1 Base Timer Register	G1BT	XXXXh
0121h			
0122h	Group 1 Base Timer Control Register 0	G1BCR0	00h
0123h	Group 1 Base Timer Control Register 1	G1BCR1	X000 000Xb
0124h	Group 1 Time Measurement Prescaler Register 6	G1TPR6	00h
0125h	Group 1 Time Measurement Prescaler Register 7	G1TPR7	00h
0126h	Group 1 Function Enable Register	G1FE	00h
0127h	Group 1 Function Select Register	G1FS	00h
0128h	Group 1 SI/O Receive Buffer Register	G1RB	XXXX XXXXb
0129h	Gloup 1 31/0 Receive Bullet Register	GIND	X000 XXXXb
012Ah	Group 1 Transmit Buffer/Receive Data Register	G1TB/G1DR	XXh
012Bh			
012Ch	Group 1 Receive Input Register	G1RI	XXh
012Dh	Group 1 SI/O Communication Mode Register	G1MR	00h
012Eh	Group 1 Transmit Output Register	G1TO	XXh
012Fh	Group 1 SI/O Communication Control Register	G1CR	0000 X011b
0130h	Group 1 Data Compare Register 0	G1CMP0	XXh
0131h	Group 1 Data Compare Register 1	G1CMP1	XXh
0132h	Group 1 Data Compare Register 2	G1CMP2	XXh
0133h	Group 1 Data Compare Register 3	G1CMP3	XXh
0134h	Group 1 Data Mask Register 0	G1MSK0	XXh
0135h	Group 1 Data Mask Register 1	G1MSK1	XXh
0136h	·		
0137h			
0138h			
0139h	Group 1 Receive CRC Code Register	G1RCRC	XXXXh
013Ah			
013Bh	Group 1 Transmit CRC Code Register	G1TCRC	0000h
013Ch	Group 1 SI/O Expansion Mode Register	G1EMR	00h
013Dh	Group 1 SI/O Extended Receive Control Register	G1ERC	00h
013Eh	Group 1 SI/O Special Communication Interrupt Detection Register	G1IRF	0000 XXXXb
013Fh	Group 1 SI/O Extended Transmit Control Register	G1ETC	0000 0XXXb
0140h	<u> </u>		
0141h	Group 2 Waveform Generation Register 0	G2PO0	XXXXh
0142h			
0143h	Group 2 Waveform Generation Register 1	G2PO1	XXXXh
0143h			
0145h	Group 2 Waveform Generation Register 2	G2PO2	XXXXh
0146h			
	Group 2 Waveform Generation Register 3	G2PO3	XXXXh
0147h			
0148h	Group 2 Waveform Generation Register 4	G2PO4	XXXXh
0149h			
014Ah	Group 2 Waveform Generation Register 5	G2PO5	XXXXh
014Bh	-		
014Ch	Group 2 Waveform Generation Register 6	G2PO6	XXXXh
014Dh	•		
014Eh	Group 2 Waveform Generation Register 7	G2PO7	XXXXh
014Fh	,		

Table 4.7 SFR Address Map (7/20)

		T	
Address	Register	Symbol	After Reset
0150h	Group 2 Waveform Generation Control Register 0	G2POCR0	00h
0151h	Group 2 Waveform Generation Control Register 1	G2POCR1	00h
0152h	Group 2 Waveform Generation Control Register 2	G2POCR2	00h
0153h	Group 2 Waveform Generation Control Register 3	G2POCR3	00h
0154h	Group 2 Waveform Generation Control Register 4	G2POCR4	00h
0155h	Group 2 Waveform Generation Control Register 5	G2POCR5	00h
0156h	Group 2 Waveform Generation Control Register 6	G2POCR6	00h
0157h	Group 2 Waveform Generation Control Register 7	G2POCR7	00h
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	Croup 2 Page Timer Pagister	G2BT	XXXXh
0161h	Group 2 Base Timer Register	GZBT	^^^
0162h	Group 2 Base Timer Control Register 0	G2BCR0	00h
0163h	Group 2 Base Timer Control Register 1	G2BCR1	00h
0164h	Base Timer Start Register	BTSR	XXXX 0000b
0165h			
0166h	Group 2 Function Enable Register	G2FE	00h
0167h	Group 2 RTP Output Buffer Register	G2RTP	00h
0168h			
0169h			
016Ah	Group 2 SI/O Communication Mode Register	G2MR	00XX X000b
016Bh	Group 2 SI/O Communication Control Register	G2CR	0000 X000b
016Ch			10000
016Dh	Group 2 SI/O Transmit Buffer Register	G2TB	XXXXh
016Eh			
016Fh	Group 2 SI/O Receive Buffer Register	G2RB	XXXXh
0170h			
0171h	Group 2 IEBus Address Register	IEAR	XXXXh
0172h	Group 2 IEBus Control Register	IECR	00XX X000b
0173h	Group 2 IEBus Transmit Interrupt Source Detection Register	IETIF	XXX0 0000b
0174h	Group 2 IEBus Receive Interrupt Source Detection Register	IERIF	XXX0 0000b
0175h	Steap 2 12240 1 tooding michaept coal on 2 steathern register.	12.11	7,00,0000
0176h			
0177h	Input Function Select Register B	IPSB	00h
0177h	Input Function Select Register	IPS	00h
0179h	Input Function Select Register A	IPSA	00h
0179H	Inpat i anodoli ocioti registoi //	11 0/1	3011
017All			
017Bh			
017Ch 017Dh			
to			
01BFh			

Table 4.8 SFR Address Map (8/20)

Address	Register	Symbol	After Reset
01C0h	UART5 Transmit/Receive Mode Register	U5MR	00h
01C1h	UART5 Baud Rate Register	U5BRG	XXh
01C2h	-		
01C3h	UART5 Transmit Buffer Register	U5TB	XXXXh
01C4h	UART5 Transmit/Receive Control Register 0	U5C0	0000 1000b
01C5h	UART5 Transmit/Receive Control Register 1	U5C1	XXXX 0010b
01C6h			10000
01C7h	UART5 Receive Buffer Register	U5RB	XXXXh
01C8h	UART6 Transmit/Receive Mode Register	U6MR	00h
01C9h	UART6 Baud Rate Register	U6BRG	XXh
01CAh	LIADTO Teconoli Deffer Devistor	LICTR	VVVVI
01CBh	UART6 Transmit Buffer Register	U6TB	XXXXh
01CCh	UART6 Transmit/Receive Control Register 0	U6C0	0000 1000b
01CDh	UART6 Transmit/Receive Control Register 1	U6C1	XXXX 0010b
01CEh	LIADT6 Pacaiva Ruffer Pagistor	U6RB	XXXXh
01CFh	UART6 Receive Buffer Register	UOKB	^^^
01D0h	UART5, UART6 Transmit/Receive Control Register	U56CON	X000 0000b
01D1h	UART5, UART6 Input Pin Function Select Register	U56IS	X000 X000b
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h	RTP Output Buffer Register 0	RTP0R	XXh
01D9h	RTP Output Buffer Register 1	RTP1R	XXh
01DAh	RTP Output Buffer Register 2	RTP2R	XXh
01DBh	RTP Output Buffer Register 3	RTP3R	XXh
01DCh			
01DDh			
01DEh			
01DFh	(1)(0)		
01E0h	CAN0 Message Slot Buffer 0 Standard ID0(1)(2)	C0SLOT0_0	XXh
01E1h	CAN0 Message Slot Buffer 0 Standard ID1(1)(2)	C0SLOT0_1	XXh
01E2h	CAN0 Message Slot Buffer 0 Extended ID0(1)(2)	C0SLOT0_2	XXh
01E3h	CANO Message Slot Buffer 0 Extended ID1(1)(2)	COSLOTO_3	XXh
01E4h	CANO Message Slot Buffer 0 Extended ID2(1)(2)	C0SLOT0_4	XXh
01E5h	CANO Message Slot Buffer 0 Data Length Code(1)(2)	COSLOTO_5	XXh
01E6h	CANO Message Slot Buffer 0 Data 0(1)(2)	COSLOTO_6	XXh
01E7h	CANO Message Slot Buffer 0 Data 1(1)(2)	COSLOTO_7	XXh
01E8h	CANO Message Slot Buffer 0 Data 2 ⁽¹⁾⁽²⁾	COSLOTO_8	XXh
01E9h	CAN0 Message Slot Buffer 0 Data 3 ⁽¹⁾⁽²⁾ CAN0 Message Slot Buffer 0 Data 4 ⁽¹⁾⁽²⁾	COSLOTO_9	XXh
01EAh	1	C0SLOT0_10	XXh
01EBh 01ECh	CAN0 Message Slot Buffer 0 Data 5 ⁽¹⁾⁽²⁾ CAN0 Message Slot Buffer 0 Data 6 ⁽¹⁾⁽²⁾	C0SLOT0_11	XXh
01ECh 01EDh	CANO Message Slot Buffer 0 Data 6(1)(2) CANO Message Slot Buffer 0 Data 7(1)(2)	C0SLOT0_12 C0SLOT0_13	XXh
01EDII	CANO Message Slot Buffer 0 Time Stamp High-Order ⁽¹⁾⁽²⁾	C0SLOT0_13	XXh
01EEn	CANO Message Slot Buffer 0 Time Stamp High-Order (1/2) CANO Message Slot Buffer 0 Time Stamp Low-Order (1/2)	C0SLOT0_14	XXh
UIEFII	Onivo message slot bullet o Time Stamp Low-Orden (1/2)	C03L010_13	^^!!

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTES:

- 1. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
- 2. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.9 SFR Address Map (9/20)

Address	Register ⁽²⁾⁽³⁾	Symbol	After Reset
01F0h	CAN0 Message Slot Buffer 1 Standard ID0	C0SLOT1_0	XXh
01F1h	CAN0 Message Slot Buffer 1 Standard ID1	C0SLOT1_1	XXh
01F2h	CAN0 Message Slot Buffer 1 Extended ID0	C0SLOT1_2	XXh
01F3h	CAN0 Message Slot Buffer 1 Extended ID1	C0SLOT1_3	XXh
01F4h	CAN0 Message Slot Buffer 1 Extended ID2	C0SLOT1_4	XXh
01F5h	CAN0 Message Slot Buffer 1 Data Length Code	C0SLOT1_5	XXh
01F6h	CAN0 Message Slot Buffer 1 Data 0	C0SLOT1_6	XXh
01F7h	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	XXh
01F8h	CAN0 Message Slot Buffer 1 Data 2	C0SLOT1_8	XXh
01F9h	CAN0 Message Slot Buffer 1 Data 3	C0SLOT1_9	XXh
01FAh	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	XXh
01FBh	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	XXh
01FCh	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	XXh
01FDh	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	XXh
01FEh	CAN0 Message Slot Buffer 1 Time Stamp High-Order	C0SLOT1_14	XXh
01FFh	CAN0 Message Slot Buffer 1 Time Stamp Low-Order	C0SLOT1_15	XXh
0200h	CAN0 Control Register 0	C0CTLR0	XX01 0X01b(1)
0201h	CANO CONTION Register of	COCTERO	XXXX 0000b(1)
0202h	CANO CIVIL A Production	00070	0000 0000b ⁽¹⁾
0203h	CAN0 Status Register	COSTR	X000 0X01b ⁽¹⁾
0204h			(4)
0205h	CAN0 Extended ID Register	COIDR	0000h ⁽¹⁾
0206h			0000 XXXXb ⁽¹⁾
0207h	CAN0 Configuration Register	C0CONR	0000 0000b ⁽¹⁾
0208h			40
0209h	CAN0 Time Stamp Register	C0TSR	0000h ⁽¹⁾
020Ah	CAN0 Transmit Error Count Register	COTEC	00h ⁽¹⁾
020Bh	CAN0 Receive Error Count Register	COREC	00h ⁽¹⁾
020Ch			(4)
020Dh	CAN0 Slot Interrupt Status Register	COSISTR	0000h ⁽¹⁾
020Eh			
020Fh			
0210h			
0211h	CAN0 Slot Interrupt Mask Register	COSIMKR	0000h ⁽¹⁾
0212h			
0213h			
0214h	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X000b ⁽¹⁾
0215h	CAN0 Error Interrupt Status Register	COEISTR	XXXX X000b ⁽¹⁾
0216h	CAN0 Error Source Register	COEFR	00h(1)
0217h	CAN0 Baud Rate Prescaler	COBRP	0000 0001b ⁽¹⁾
0217H		332	
0219h	CAN0 Mode Register	C0MDR	XXXX XX00b(1)
021Ah			
0217th			
021Ch			
021Dh			
021Eh			
021Fh			
V: Undofined			

X: Undefined

Blank spaces are all reserved. No access is allowed. NOTES:

- 1. Values are obtained by setting the SLEEP bit in the COSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN
- 2. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
- 3. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.10 SFR Address Map (10/20)

Address	Register ⁽³⁾⁽⁴⁾	Symbol	After Reset
0220h	CANIO Circle Chet Control Denister	COCCOTI D	00001(1)(2)
0221h	CAN0 Single Shot Control Register	COSSCTLR	0000h(1)(2)
0222h			
0223h			
0224h		0000070	00001 (1)(2)
0225h	CAN0 Single Shot Status Register	COSSSTR	0000h ⁽¹⁾⁽²⁾
0226h			
0227h			
0228h	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 0000b(1)(2)
0229h	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 0000b ⁽¹⁾⁽²⁾
022Ah	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 0000b(1)(2)
022Bh	CAN0 Global Mask Register Extended ID1	C0GMR3	00h ⁽¹⁾⁽²⁾
022Ch	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 0000b(1)(2)
022Dh			
022Eh			
022Fh			
	CAN0 Message Slot 0 Control Register /	C0MCTL0 /	0000 0000b(1)(2)/
0230h	CAN0 Local Mask Register A Standard ID0	C0LMAR0	XXX0 0000b(1)(2)
0231h	CAN0 Message Slot 1 Control Register /	C0MCTL1 /	0000 0000b(1)(2)/
023111	CAN0 Local Mask Register A Standard ID1	C0LMAR1	XX00 0000b(1)(2)
0232h	CANO Message Slot 2 Control Register /	COMCTL2 /	0000 0000b(1)(2)/ XXXX 0000b(1)(2)
	CANO Local Mask Register A Extended IDO	C0LMAR2 C0MCTL3 /	00h(1)(2)/
0233h	CAN0 Message Slot 3 Control Register / CAN0 Local Mask Register A Extended ID1	COLMAR3	00h(1)(2)/
00045	CAN0 Message Slot 4 Control Register /	C0MCTL4 /	0000 0000b(1)(2)/
0234h	CAN0 Local Mask Register A Extended ID2	C0LMAR4	XX00 0000b(1)(2)
0235h	CAN0 Message Slot 5 Control Register	C0MCTL5	00h ⁽¹⁾⁽²⁾
0236h	CAN0 Message Slot 6 Control Register	C0MCTL6	00h ⁽¹⁾⁽²⁾
0237h	CAN0 Message Slot 7 Control Register	C0MCTL7	00h(1)(2)
0238h	CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0	C0MCTL8 / C0LMBR0	0000 0000b(1)(2)/ XXX0 0000b(1)(2)
0239h	CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1	C0MCTL9 / C0LMBR1	0000 0000b(1)(2)/ XX00 0000b(1)(2)
023Ah	CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0	C0MCTL10 / C0LMBR2	0000 0000b ⁽¹⁾⁽²⁾ / XXXX 0000b ⁽¹⁾⁽²⁾
023Bh	CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1	C0MCTL11 / C0LMBR3	00h ⁽¹⁾ (2)/ 00h ⁽¹⁾ (2)
023Ch	CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2	C0MCTL12 / C0LMBR4	0000 0000b(1)(2)/ XX00 0000b(1)(2)
023Dh	CAN0 Message Slot 13 Control Register	C0MCTL13	00h ⁽¹⁾⁽²⁾
023Eh	CAN0 Message Slot 14 Control Register	C0MCTL14	00h(1)(2)
023Fh	CAN0 Message Slot 15 Control Register	C0MCTL15	00h ⁽¹⁾⁽²⁾
0240h	CAN0 Slot Buffer Select Register	COSBS	00h ⁽²⁾
0241h	CAN0 Control Register 1	C0CTLR1	X000 00XXb ⁽²⁾
0242h	CAN0 Sleep Control Register	COSLPR	XXXX XXX0b
0243h			
0244h	CAN0 Acceptance Filter Support Register	COAFS	0000 0000b ⁽²⁾
0245h	o, a to / tooopianoo i iitor oupport i togister	00/1 0	0000 0001b ⁽²⁾
0246h			
0247h			
0248h			
0249h			
024Ah			
to 024Fh			
V: Undofined			L

- The BANKSEL bit in the COCTLR1 register can switch functions for addresses 0220h to 023Fh.
 Values are obtained by setting the SLEEP bit in the COSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN
- 3. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
- 4. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.



Table 4.11 SFR Address Map (11/20)

Address	Register ⁽²⁾⁽³⁾	Symbol	After Reset
0250h	CAN1 Slot Buffer Select Register	C1SBS	00h ⁽¹⁾
0251h	CAN1 Control Register 1	C1CTLR1	X000 00XXb ⁽¹⁾
0252h	CAN1 Sleep Control Register	C1SLPR	XXXX XXX0b(1)
0253h			
0254h	CAN1 Acceptance Filter Support Register	C1AFS	0000 0000b ⁽¹⁾
0255h	OANT Acceptance Filter Support Negister	CIAIS	0000 0001b(1)
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh			
025Fh			
0260h	CAN1 Message Slot Buffer 0 Standard ID0	C1SLOT0_0	XXh
0261h	CAN1 Message Slot Buffer 0 Standard ID1	C1SLOT0_1	XXh
0262h	CAN1 Message Slot Buffer 0 Extended ID0	C1SLOT0_2	XXh
0263h	CAN1 Message Slot Buffer 0 Extended ID1	C1SLOT0_3	XXh
0264h	CAN1 Message Slot Buffer 0 Extended ID2	C1SLOT0_4	XXh
0265h	CAN1 Message Slot Buffer 0 Data Length Code	C1SLOT0_5	XXh
0266h	CAN1 Message Slot Buffer 0 Data 0	C1SLOT0_6	XXh
0267h	CAN1 Message Slot Buffer 0 Data 1	C1SLOT0_7	XXh
0268h	CAN1 Message Slot Buffer 0 Data 2	C1SLOT0_8	XXh
0269h	CAN1 Message Slot Buffer 0 Data 3	C1SLOT0_9	XXh
026Ah	CAN1 Message Slot Buffer 0 Data 4	C1SLOT0_10	XXh
026Bh	CAN1 Message Slot Buffer 0 Data 5	C1SLOT0_11	XXh
026Ch	CAN1 Message Slot Buffer 0 Data 6	C1SLOT0_12	XXh
026Dh	CAN1 Message Slot Buffer 0 Data 7	C1SLOT0_13	XXh
026Eh	CAN1 Message Slot Buffer 0 Time Stamp High-Order	C1SLOT0_14	XXh
026Fh	CAN1 Message Slot Buffer 0 Time Stamp Low-Order	C1SLOT0_15	XXh
0270h	CAN1 Message Slot Buffer 1 Standard ID0	C1SLOT1 0	XXh
0271h	CAN1 Message Slot Buffer 1 Standard ID1	C1SLOT1 1	XXh
0272h	CAN1 Message Slot Buffer 1 Extended ID0	C1SLOT1_2	XXh
0273h	CAN1 Message Slot Buffer 1 Extended ID1	C1SLOT1 3	XXh
0274h	CAN1 Message Slot Buffer 1 Extended ID2	C1SLOT1 4	XXh
0275h	CAN1 Message Slot Buffer 1 Data Length Code	C1SLOT1_5	XXh
0276h	CAN1 Message Slot Buffer 1 Data 0	C1SLOT1 6	XXh
0277h	CAN1 Message Slot Buffer 1 Data 1	C1SLOT1_7	XXh
0278h	CAN1 Message Slot Buffer 1 Data 2	C1SLOT1_8	XXh
0279h	CAN1 Message Slot Buffer 1 Data 3	C1SLOT1_9	XXh
027Ah	CAN1 Message Slot Buffer 1 Data 4	C1SLOT1_10	XXh
027Bh	CAN1 Message Slot Buffer 1 Data 5	C1SLOT1_11	XXh
027Ch	CAN1 Message Slot Buffer 1 Data 6	C1SLOT1_12	XXh
027Dh	CAN1 Message Slot Buffer 1 Data 7	C1SLOT1_13	XXh
027Eh	CAN1 Message Slot Buffer 1 Time Stamp High-Order	C1SLOT1_14	XXh
J		C1SLOT1_15	7.5.0.

X: Undefined

Blank spaces are all reserved. No access is allowed.

- NOTES:

 1. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN
 - 2. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
 - 3. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.12 SFR Address Map (12/20)

Address	Register ⁽³⁾⁽⁴⁾	Symbol	After Reset
0280h	CAN1 Control Register 0	C1CTLR0	XX01 0X01b ⁽²⁾
0281h	DAINT Control register of	CICILIO	XXXX 0000b(2)
0282h	CAN1 Status Register	C1STR	0000 0000b ⁽²⁾
0283h	CANT Status Register	CISIK	X000 0X01b ⁽²⁾
0284h	CAN1 Extended ID Register	C1IDR	0000h ⁽²⁾
0285h	·		2000 2000 (2)
0286h	CAN1 Configuration Register	C1CONR	0000 XXXXb ⁽²⁾
0287h	<u> </u>		0000 0000b ⁽²⁾
0288h 0289h	CAN1 Time Stamp Register	C1TSR	0000h ⁽²⁾
	CAN1 Transmit Error Count Register	C1TEC	00h ⁽²⁾
	CAN1 Receive Error Count Register	C1REC	00h ⁽²⁾
028Ch			
028Dh	CAN1 Slot Interrupt Status Register	C1SISTR	0000h ⁽²⁾
028Eh			
028Fh			
0290h	CAN1 Slot Interrupt Mask Register	C1SIMKR	0000h ⁽²⁾
0291h	DANT Glot Interrupt Mask Negister	OTOMININ	0000111-7
0292h			
0293h			
	CAN1 Error Interrupt Mask Register	C1EIMKR	XXXX X000b ⁽²⁾
	CAN1 Error Interrupt Status Register	C1EISTR	XXXX X000b(2)
0296h (CAN1 Error Source Register	C1EFR	00h ⁽²⁾
0297h (CAN1 Baud Rate Prescaler	C1BRP	0000 0001b ⁽²⁾
0298h			
0299h (CAN1 Mode Register	C1MDR	XXXX XX00b ⁽²⁾
029Ah			
029Bh			
029Ch			
029Dh			
029Eh			
029Fh			
02A0h	CAN1 Single Shot Control Register	C1SSCTLR	0000h(1)(2)
02A1h	5. Transfer of the Control Register	OTOGOTER	OOOON A
02A2h			
02A3h			
02A4h	CAN1 Single Shot Status Register	C1SSSTR	0000h(1)(2)
02A5h		0.000111	
02A6h			
02A7h			
	CAN1 Global Mask Register Standard ID0	C1GMR0	XXX0 0000b ⁽¹⁾⁽²⁾
	CAN1 Global Mask Register Standard ID1	C1GMR1	XX00 0000b(1)(2)
	CAN1 Global Mask Register Extended ID0	C1GMR2	XXXX 0000b(1)(2)
	CAN1 Global Mask Register Extended ID1	C1GMR3	00h ⁽¹⁾⁽²⁾
	CAN1 Global Mask Register Extended ID2	C1GMR4	XX00 0000b(1)(2)
02ADh			
02AEh			
02AFh			

X: Undefined

Blank spaces are all reserved. No access is allowed. NOTES:

- 1. The BANKSEL bit in the C0CTLR1 register can switch functions for addresses 02A0h to 02BFh.
- 2. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN
- 3. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
- 4. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.



Table 4.13 SFR Address Map (13/20)

Address	Register ⁽³⁾⁽⁴⁾	Symbol	After Reset
02B0h	CAN1 Message Slot 0 Control Register /	C1MCTL0 /	0000 0000b ⁽¹⁾⁽²⁾ /
	CAN1 Local Mask Register A Standard ID0	C1LMAR0	XXX0 0000b ⁽¹⁾⁽²⁾
02B1h	CAN1 Message Slot 1 Control Register /	C1MCTL1 /	0000 0000b(1)(2)/
	CAN1 Local Mask Register A Standard ID1	C1LMAR1	XX00 0000b(1)(2)
02B2h	CAN1 Message Slot 2 Control Register /	C1MCTL2 /	0000 0000b(1)(2)/
	CAN1 Local Mask Register A Extended ID0	C1LMAR2	XXXX 0000b(1)(2)
02B3h	CAN1 Message Slot 3 Control Register /	C1MCTL3 /	00h ⁽¹⁾⁽²⁾ /
	CAN1 Local Mask Register A Extended ID1	C1LMAR3	00h ⁽¹⁾⁽²⁾
02B4h	CAN1 Message Slot 4 Control Register /	C1MCTL4 /	0000 0000b ⁽¹⁾⁽²⁾ /
	CAN1 Local Mask Register A Extended ID2	C1LMAR4	XX00 0000b ⁽¹⁾⁽²⁾
02B5h	CAN1 Message Slot 5 Control Register	C1MCTL5	00h ⁽¹⁾⁽²⁾
02B6h	CAN1 Message Slot 6 Control Register	C1MCTL6	00h ⁽¹⁾⁽²⁾
02B7h	CAN1 Message Slot 7 Control Register	C1MCTL7	00h ⁽¹⁾⁽²⁾
02B8h	CAN1 Message Slot 8 Control Register /	C1MCTL8 /	0000 0000b ⁽¹⁾ (2)/
	CAN1 Local Mask Register B Standard ID0	C1LMBR0	XXX0 0000b ⁽¹⁾ (2)
02B9h	CAN1 Message Slot 9 Control Register /	C1MCTL9 /	0000 0000b ⁽¹⁾ (2)/
	CAN1 Local Mask Register B Standard ID1	C1LMBR1	XX00 0000b ⁽¹⁾ (2)
02BAh	CAN1 Message Slot 10 Control Register /	C1MCTL10 /	0000 0000b ⁽¹⁾⁽²⁾ /
	CAN1 Local Mask Register B Extended ID0	C1LMBR2	XXXX 0000b ⁽¹⁾⁽²⁾
02BBh	CAN1 Message Slot 11 Control Register /	C1MCTL11 /	00h(1)(2)/
	CAN1 Local Mask Register B Extended ID1	C1LMBR3	00h ⁽¹⁾⁽²⁾
02BCh	CAN1 Message Slot 12 Control Register /	C1MCTL12 /	0000 0000b(1)(2)/
	CAN1 Local Mask Register B Extended ID2	C1LMBR4	XX00 0000b(1)(2)
02BDh	CAN1 Message Slot 13 Control Register	C1MCTL13	00h ⁽¹⁾⁽²⁾
02BEh	CAN1 Message Slot 14 Control Register	C1MCTL14	00h ⁽¹⁾⁽²⁾
02BFh	CAN1 Message Slot 15 Control Register	C1MCTL15	00h(1)(2)

X: Undefined

Blank spaces are all reserved. No access is allowed.

NOTES:

- 1. The BANKSEL bit in the C1CTLR1 register can switch functions for addresses 02A0h to 02BFh.
- 2. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN
- 3. The CAN-associated registers (allocated in addresses 01E0h to 02BFh) cannot be used in M32C/87B. In M32C/87A, only CAN0-associated registers can be used.
- 4. Set the PM13 bit in the PM1 register to 1 (2 wait states for SFR area) before accessing the CAN-associated registers.

Table 4.14 SFR Address Map (14/20)

Address	Register	Symbol	After Reset
02C0h	X0 Register, Y0 Register	X0R, Y0R	XXXXh
02C1h	- No Negister, 10 Negister	7,017, 1017	7000011
02C2h	X1 Register, Y1 Register	X1R, Y1R	XXXXh
02C3h	- AT Negister, TT Negister	XIIX, I IIX	XXXII
02C4h	X2 Register, Y2 Register	X2R, Y2R	XXXXh
02C5h	72 Negister, 12 Negister	X21X, 121X	7000011
02C6h	X3 Register, Y3 Register	X3R, Y3R	XXXXh
02C7h	The Hagister, 10 Hagister	7.6. 4, 10.14	700041
02C8h	X4 Register, Y4 Register	X4R, Y4R	XXXXh
02C9h			
02CAh	X5 Register, Y5 Register	X5R, Y5R	XXXXh
02CBh	The regional, to regions		
02CCh	X6 Register, Y6 Register	X6R, Y6R	XXXXh
02CDh		, ,	
02CEh	X7 Register, Y7 Register	X7R, Y7R	XXXXh
02CFh	<u> </u>	·	
02D0h	X8 Register, Y8 Register	X8R, Y8R	XXXXh
02D1h			
02D2h	X9 Register, Y9 Register	X9R, Y9R	XXXXh
02D3h			
02D4h	X10 Register, Y10 Register	X10R, Y10R	XXXXh
02D5h	X11 Register, Y11 Register		XXXXh
02D6h 02D7h		X11R, Y11R	
02D711 02D8h			
02D0h	X12 Register, Y12 Register	X12R, Y12R	XXXXh
02DAh			
02DBh	X13 Register, Y13 Register	X13R, Y13R	XXXXh
02DCh			
02DDh	X14 Register, Y14 Register	X14R, Y14R	XXXXh
02DEh			
02DFh	- X15 Register, Y15 Register	X15R, Y15R	XXXXh
02E0h	X/Y Control Register	XYC	XXXX XX00b
02E1h			
02E2h			
02E3h			
02E4h	UART1 Special Mode Register 4	U1SMR4	00h
02E5h	UART1 Special Mode Register 3	U1SMR3	00h
02E6h	UART1 Special Mode Register 2	U1SMR2	00h
02E7h	UART1 Special Mode Register	U1SMR	00h
02E8h	UART1 Transmit/Receive Mode Register	U1MR	00h
02E9h	UART1 Baud Rate Register	U1BRG	XXh
02EAh	UART1 Transmit Buffer Register	U1TB	XXXXh
02EBh	7 O/ACCE FEMALES INCOMES INCOMES	0116	AAAAII
02ECh	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000b
02EDh	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010b
02EEh	UART1 Receive Buffer Register	U1RB	XXXXh
02EFh	- CARTA RESOURCE DUNCT REGISTER	OIND	////////

Table 4.15 SFR Address Map (15/20)

Address	Register	Symbol	After Reset
02F0h			
02F1h			
02F2h			
02F3h			
02F4h	UART4 Special Mode Register 4	U4SMR4	00h
02F5h	UART4 Special Mode Register 3	U4SMR3	00h
02F6h	UART4 Special Mode Register 2	U4SMR2	00h
02F7h	UART4 Special Mode Register	U4SMR	00h
02F8h	UART4 Transmit/Receive Mode Register	U4MR	00h
02F9h	UART4 Baud Rate Register	U4BRG	XXh
02FAh	UART4 Transmit Buffer Register	U4TB	XXXXh
02FBh	OAK14 Hallstill Bullet Register	0416	^^^
02FCh	UART4 Transmit/Receive Control Register 0	U4C0	0000 1000b
02FDh	UART4 Transmit/Receive Control Register 1	U4C1	0000 0010b
02FEh	LIARTA Receive Buffer Pegister	U4RB	XXXXh
02FFh	UART4 Receive Buffer Register	U4RD	^^^
0300h	Timer B3, B4, B5 Count Start Register	TBSR	000X XXXXb
0301h			
0302h	Times A44 Desigles	TA 14	VVVVh
0303h	Timer A11 Register	TA11	XXXXh
0304h	Times A24 Desigles	TA 24	XXXXh
0305h	Timer A21 Register	TA21	AAAAII
0306h	Times Add Desirber	TA 44	VVVVI-
0307h	Timer A41 Register	TA41	XXXXh
0308h	Three-Phase PWM Control Register 0	INVC0	00h
0309h	Three-Phase PWM Control Register 1	INVC1	00h
030Ah	Three-Phase Output Buffer Register 0	IDB0	XX11 1111b
030Bh	Three-Phase Output Buffer Register 1	IDB1	XX11 1111b
030Ch	Dead Time Timer	DTT	XXh
030Dh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
030Eh			
030Fh			
0310h	Timer B3 Register	ТВ3	XXXXh
0311h	Tilliel B3 Register	165	***************************************
0312h	Timer B4 Register	TB4	XXXXh
0313h	Tilliel D4 Negislei	104	***************************************
0314h	Timer B5 Register	TB5	XXXXh
0315h	Tillier Do Negister	100	AAAAII
0316h			
0317h			
0318h			
0319h			
031Ah			
031Bh	Timer B3 Mode Register	TB3MR	00XX 0000b
031Ch	Timer B4 Mode Register	TB4MR	00XX 0000b
031Dh	Timer B5 Mode Register	TB5MR	00XX 0000b
031Eh	External Interrupt Source Select Register 1(1)	IFSRA	00h
031Fh	External Interrupt Source Select Register	IFSR	00h
Y · I Indefined		•	

The IFSRA register is included in the 144-pin package only.

Table 4.16 SFR Address Map (16/20)

Address	Register	Symbol	After Reset
0320h	-	·	
0321h			
0322h			
0323h			
0324h	UART3 Special Mode Register 4	U3SMR4	00h
0325h	UART3 Special Mode Register 3	U3SMR3	00h
0326h	UART3 Special Mode Register 2	U3SMR2	00h
0327h	UART3 Special Mode Register	U3SMR	00h
0328h	UART3 Transmit/Receive Mode Register	U3MR	00h
0329h	UART3 Baud Rate Register	U3BRG	XXh
032Ah	LUDTO T. W.D. W. D. L.	LIOTE	10004
032Bh	UART3 Transmit Buffer Register	U3TB	XXXXh
032Ch	UART3 Transmit/Receive Control Register 0	U3C0	0000 1000b
032Dh	UART3 Transmit/Receive Control Register 1	U3C1	0000 0010b
032Eh		LIODO	VVVVI
032Fh	UART3 Receive Buffer Register	U3RB	XXXXh
0330h			
0331h			
0332h			
0333h			
0334h	UART2 Special Mode Register 4	U2SMR4	00h
0335h	UART2 Special Mode Register 3	U2SMR3	00h
0336h	UART2 Special Mode Register 2	U2SMR2	00h
0337h	UART2 Special Mode Register	U2SMR	00h
0338h	UART2 Transmit/Receive Mode Register	U2MR	00h
0339h	UART2 Baud Rate Register	U2BRG	XXh
033Ah	LIADTO Transmit Duffer Degister	LIOTE	XXXXh
033Bh	UART2 Transmit Buffer Register	U2TB	
033Ch	UART2 Transmit/Receive Control Register 0	U2C0	0000 1000b
033Dh	UART2 Transmit/Receive Control Register 1	U2C1	0000 0010b
033Eh	LIADTO Dessive Duffer Desister	LIODO	VVVVI-
033Fh	UART2 Receive Buffer Register	U2RB	XXXXh
0340h	Count Start Register	TABSR	00h
0341h	Clock Prescaler Reset Register	CPSRF	0XXX XXXXb
0342h	One-Shot Start Register	ONSF	00h
0343h	Trigger Select Register	TRGSR	00h
0344h	Up/Down Select Register	UDF	00h
0345h			
0346h	Timor A0 Pagistar	TA0	XXXXh
0347h	Timer A0 Register	TAU	^^^
0348h	Timer A1 Register	TA1	XXXXh
0349h	Time AT Negister	IAI	^^^
034Ah	Timer A2 Register	TAG	YYYYh
034Bh	Timer A2 Register	TA2	XXXXh
044Ch	Timer A3 Register	TA3	VVVVh
034Dh	Time Au Negistei	IAS	XXXXh
034Eh	Timer A4 Register	TA4	XXXXh
034Fh	Time At Register	1A4	^^^
	•		•

Table 4.17 SFR Address Map (17/20)

Address	Register	Symbol	After Reset
0350h	Timer B0 Register	ТВ0	XXXXh
0351h	- Tillier bu Kegister	130	XXXXII
0352h	Timer B1 Register	TB1	XXXXh
0353h		.5.	700041
0354h	Timer B2 Register	TB2	XXXXh
0355h		.52	7000111
0356h	Timer A0 Mode Register	TA0MR	00h
0357h	Timer A1 Mode Register	TA1MR	00h
0358h	Timer A2 Mode Register	TA2MR	00h
0359h	Timer A3 Mode Register	TA3MR	00h
035Ah	Timer A4 Mode Register	TA4MR	00h
035Bh	Timer B0 Mode Register	TB0MR	00XX 0000b
035Ch	Timer B1 Mode Register	TB1MR	00XX 0000b
035Dh	Timer B2 Mode Register	TB2MR	00XX 0000b
035Eh	Timer B2 Special Mode Register	TB2SC	XXXX XXX0b
035Fh	Count Source Prescaler Register ⁽¹⁾	TCSPR	0XXX 0000b
0360h			
0361h			
0362h			
0363h			
0364h	UART0 Special Mode Register 4	U0SMR4	00h
0365h	UART0 Special Mode Register 3	U0SMR3	00h
0366h	UART0 Special Mode Register 2	U0SMR2	00h
0367h	UART0 Special Mode Register	U0SMR	00h
0368h	UART0 Transmit/Receive Mode Register	U0MR	00h
0369h	UART0 Baud Rate Register	U0BRG	XXh
036Ah	LIADTO Transmit Buffer Posister	UOTB	XXXXh
036Bh	UART0 Transmit Buffer Register	0016	
036Ch	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000b
036Dh	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010b
036Eh	HARTO Descine Differ Desister	LIODD	XXXXh
036Fh	UART0 Receive Buffer Register	U0RB	
0370h			
0371h			
0372h	IrDA Control Register	IRCON	X000 0000b
0373h			
0374h			
0375h			
0376h			
0377h			
0378h	DMA0 Request Source Select Register	DM0SL	0X00 0000b
0379h	DMA1 Request Source Select Register	DM1SL	0X00 0000b
037Ah	DMA2 Request Source Select Register	DM2SL	0X00 0000b
037Bh	DMA3 Request Source Select Register	DM3SL	0X00 0000b
037Ch			
037Dh	CRC Data Register	CRCD	XXXXh
037Eh	CRC Input Register	CRCIN	XXh
		100	1

1. The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has been performed.

Table 4.18 SFR Address Map (18/20)

Address	Register	Symbol	After Reset
0380h	A/D0 Register 0	AD00	00XXh
0381h	7 A Do Negister 0	ADOO	UUXXII
0382h	A/D0 Register 1	AD01	00XXh
0383h	7755 Register 1	ABOT	
0384h	A/D0 Register 2	AD02	00XXh
0385h	11201103.00012	7.502	
0386h	A/D0 Register 3	AD03	00XXh
0387h			
0388h	A/D0 Register 4	AD04	00XXh
0389h			
038Ah 038Bh	A/D0 Register 5	AD05	00XXh
038Ch			
038Dh	A/D0 Register 6	AD06	
038Eh			
038Fh	A/D0 Register 7	AD07	00XXh
0390h			
0391h			
0392h	A/D0 Control Register 4	AD0CON4	XXXX 00XXb
0393h			
0394h	A/D0 Control Register 2	AD0CON2	XX0X X000b
0395h	A/D0 Control Register 3	AD0CON3	XXXX X000b
0396h	A/D0 Control Register 0	AD0CON0	00h
0397h	A/D0 Control Register 1	AD0CON1	00h
0398h	D/A Register 0	DA0	XXh
0399h			
039Ah	D/A Register 1	DA1	XXh
039Bh			
039Ch	D/A Control Register	DACON	XXXX XX00b
039Dh	D/A Control Register 1	DACON1	XXXX 0000b
039Eh			
039Fh			

Table 4.19 SFR Address Map (19/20)

03A0h		Symbol	After Reset
JUNUII	Function Select Register A8 ⁽¹⁾	PS8	X000 0000b
03A1h	Function Select Register A9 ⁽¹⁾	PS9	00h
03A2h			
03A3h	Function Select Register B9 ⁽¹⁾	PSL9	XXX0 XX00b
03A4h	Function Select Register E2	PSE2	XXXX XX0Xb
03A5h	-		
03A6h			
03A7h	Function Select Register D1	PSD1	00X0 XX00b
03A8h	Function Select Register D2	PSD2	XXXX XX0Xb
03A9h			
03AAh	Function Select Register C6 ⁽¹⁾	PSC6	XXXX 0X00b
03ABh	Function Select Register E1	PSE1	00XX XX00b
03ACh	Function Select Register C2	PSC2	XXXX X00Xb
03ADh	Function Select Register C3	PSC3	X0XX XXXXb
03AEh			
03AFh	Function Select Register C	PSC	00h
03B0h	Function Select Register A0	PS0	00h
03B1h	Function Select Register A1	PS1	00h
03B2h	Function Select Register B0	PSL0	00h
03B3h	Function Select Register B1	PSL1	00h
03B4h	Function Select Register A2	PS2	00X0 0000b
03B5h	Function Select Register A3	PS3	00h
03B6h	Function Select Register B2	PSL2	00X0 0000b
03B7h	Function Select Register B3	PSL3	00h
03B8h	Function Select Register A4	PS4	00h
03B9h	Function Select Register A5 ⁽¹⁾	PS5	XXX0 0000b
03BAh			
03BBh	Function Select Register B5 ⁽¹⁾	PSL5	XXX0 0000b
03BCh	Function Select Register A6 ⁽¹⁾	PS6	00h
03BDh	Function Select Register A7 ⁽¹⁾	PS7	00h
03BEh	Function Select Register B6 ⁽¹⁾	PSL6	00h
03BFh	Function Select Register B7 ⁽¹⁾	PSL7	00h
03C0h	Port P6 Register	P6	XXh
03C1h	Port P7 Register	P7	XXh
03C2h	Port P6 Direction Register	PD6	00h
03C3h	Port P7 Direction Register	PD7	00h
03C4h	Port P8 Register	P8	XXh
03C5h	Port P9 Register	P9	XXh
03C6h	Port P8 Direction Register	PD8	00X0 0000b
03C7h	Port P9 Direction Register	PD9	00h
03C8h	Port P10 Register	P10	XXh
03C9h	Port P11 Register ⁽¹⁾	P11	XXh
03CAh	Port P10 Direction Register	PD10	00h
03CBh	Port P11 Direction Register ⁽¹⁾⁽²⁾	PD11	XXX0 0000b
03CCh	Port P12 Register ⁽¹⁾	P12	XXh
03CDh	Port P13 Register ⁽¹⁾	P13	XXh
03CEh	Port P12 Direction Register ⁽¹⁾⁽²⁾	PD12	00h
	1	PD13	00h

NOTES:

- These registers cannot be used in the 100-pin package.
 Set to FFh in the 100-pin package.

Table 4.20 SFR Address Map (20/20)

Address	Register	Symbol	After Reset
03D0h	Port P14 Register ⁽¹⁾	P14	XXh
03D1h	Port P15 Register ⁽¹⁾	P15	XXh
03D2h	Port P14 Direction Register ⁽¹⁾⁽²⁾	PD14	X000 0000b
03D3h	Port P15 Direction Register ⁽¹⁾⁽²⁾	PD15	00h
03D4h			
03D5h			
03D6h			
03D7h			
03D8h			
03D9h			
03DAh	Pull-Up Control Register 2	PUR2	00h
03DBh	Pull-Up Control Register 3	PUR3	00h
03DCh	Pull-Up Control Register 4 ⁽¹⁾⁽³⁾	PUR4	XXXX 0000b
03DDh	Tall of Condition register (1999)	T GIVI	70001 00000
03DEh			
03DFh			
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E1h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E4H	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h			00h
	Port P3 Direction Register	PD3	
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh			
03EDh			
03EEh			
03EFh			
03F0h	Pull-Up Control Register 0	PUR0	00h
03F1h	Pull-Up Control Register 1	PUR1	XXXX 0000b
03F2h			
03F3h			
03F4h			
03F5h			
03F6h			
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh	Port Control Register	PCR	XXXX X000b

NOTES:

- These registers cannot be used in the 100-pin package.
 Set to FFh in the 100-pin package.
 Set to 00h in the 100-pin package.

5. Reset

Hardware reset 1, hardware reset 2 (Vdet3 detection function), software reset and watchdog timer reset are implemented to reset the MCU.

5.1 Hardware Reset 1

Pins, CPU, and SFRs are reset by using the \overline{RESET} pin. When a low-level ("L") signal is applied to the \overline{RESET} pin while the supply voltage meets the recommen<u>ded operating</u> conditions, ports and I/O pins for peripheral functions are reset. (Refer to **Table 5.1 Pin states while RESET pin is held "L"**.) Also, the oscillation circuit is reset and the main clock starts oscillating. CPU and SFRs are reset when the signal applied to the \overline{RESET} pin changes from "L" to high-level ("H") signal, and then the MCU executes a program beginning with the address indicated by the reset vector. The WDC5 bit in the WDC register and the internal RAM are not reset by hardware reset 1. When an "L" signal is applied to the \overline{RESET} pin while writing data to the internal RAM, the value written to the internal RAM becomes undefined.

Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows a reset sequence. Table 5.1 lists pin states while the RESET pin is held "L".

5.1.1 Reset at a Stable Supply Voltage

- (1) Apply an "L" signal to the \overline{RESET} pin.
- (2) Input 20 clock cycles or more into the XIN pin.
- (3) Apply an "H" signal to the \overline{RESET} pin.

5.1.2 Power-on Reset

- (1) Apply an "L" signal to the \overline{RESET} pin.
- (2) Increase the supply voltage until it meets the recommended operating condition.
- (3) Wait for *td(P-R)* (internal power supply stabilization time) or more to allow the internal power supply to stabilize.
- (4) Inputs 20 clock cycles or more into the XIN pin.
- (5) Apply an "H" signal to the \overline{RESET} pin.




Figure 5.1 Example of Reset Circuit




Figure 5.2 Reset Sequence

Single-Chip Mode Microprocessor Mode $CNVSS = "H"^{(4)}$ Pin Name CNVSS = "L" BYTE = "L" BYTE = "H" Input port (high-impedance) P0 Data input (high-impedance) Р1 Input port (high-impedance) Data input (high-impedance) Input port (high-impedance) P2 to P4 Address output (undefined) Input port (high-impedance) P5 0 Input port (high-impedance) WR signal output ("H")(3) P5_1 Input port (high-impedance) BHE signal output (undefined) P5 2 Input port (high-impedance) RD signal output ("H")(3) P5 3 BCLK output(3) Input port (high-impedance) P5_4 Input port (high-impedance) HLDA signal output (output level depends on an input level to the HOLD pin)(3) P5_5 Input port (high-impedance) HOLD signal input (high-impedance) P5 6 "H" signal output(3) Input port (high-impedance) P5 7 Input port (high-impedance) RDY signal input (high-impedance) P6 to P15⁽¹⁾ Input port (high-impedance) Input port (high-impedance)

Table 5.1 Pin States while RESET Pin is Held "L"(2)

- 1. Ports P11 to P15 are provided in the 144-pin package only.
- 2. The availability of the pull-up resistors is undefined until the internal supply voltage stabilizes.
- 3. These pin states are defined after the power is turned on and the internal supply voltage stabilizes. Until then, the pin states are undefined.
- 4. EPM (P5 5) must be "H" in the flash memory version.

5.2 Hardware Reset 2 (Vdet3 detection function)

Pins, CPU, and SFRs are reset by the Vdet3 detection function, when the voltage applied to the VCC1 pin drops to Vdet3 (V) or below. The states of the pins, CPU, and SFRs after reset are the same as the hardware reset 1. Refer to **6. Power Supply Voltage Detection Function** for details on Vdet3 detection function.

5.3 Software Reset

When the PM03 bit in the PM0 register is set to 1 (MCU is reset), the MCU resets the CPU, SFRs, ports, and I/O pins for peripheral functions. And then the MCU executes a program in an address indicated by the reset vector. Set the PM03 bit to 1 while the main clock is selected as the clock source for the CPU clock and the main clock oscillation is stable.

The software reset does not reset the following SFRs; bits PM01 and PM00 in the PM0 register, the WDC5 bit in the WDC register, and the TCSPR register.

Processor mode remains unchanged since bits PM01 and PM00 are not reset.

5.4 Watchdog Timer Reset

When the CM06 bit in the CM0 register is set to 1 (reset) and the watchdog timer underflows, the MCU resets the CPU, SFRs, ports, and I/O pins for peripheral functions. And then the MCU executes a program in an address indicated by the reset vector.

The watchdog timer reset does not reset the following SFRs; bits PM01 and PM00 in the PM0 register, the WDC5 bit in the WDC register, and the TCSPR register.

Processor mode remains unchanged since bits PM01 and PM00 are not reset.



5.5 Internal Registers

Figure 5.3 shows CPU register states after reset. Refer to 4. Special Function Registers (SFRs) for SFR states after reset.




Figure 5.3 CPU Register States after Reset

6. Power Supply Voltage Detection Function

The power supply voltage detection function has the Vdet3 detection function, Vdet4 detection function, and cold start/warm start determination function. The Vdet3 detection function and Vdet4 detection function detect the changes in voltage and trigger the events. The cold start/warm start determination function determines whether the MCU is reset at power-on or reset while running.

The power supply voltage detection function is available only with VCC1 = 4.2V to 5.5V standard.

Figure 6.1 shows a block diagram of the voltage detection circuit. Figures 6.2 to 6.4 show registers associated with the voltage detection function.






Figure 6.1 Power Supply Voltage Detection Function Block Diagram




Voltage Detection Register 2⁽¹⁾



- 1. Set the VCR2 register after the PRC3 bit in the PRCR register is set to 1 (write enable).
- To use the hardware reset 2 (Vdet3 detection function), set the VC26 bit to 1.
 To use the Vdet4 detection function, set the VC27 bit to 1 and the D40 bit in the D4INT register to 1 (Vdet4 detection interrupt used). The VC13 bit in the VCR1 register and the D42 bit in the D4INT register are enabled when the VC27 bit is set to 1. 4. After the VC26 or VC27 bit is set to 1, the detection circuit waits for td(E-A) to elapse before starting operation.
- 5. The VC26 bit is disabled when the MCU is in stop mode. (The hardware reset 2 is not performed even if the voltage applied to the VCC1 pin drops below Vdet3.)

Figure 6.2 VCR1 Register, VCR2 Register

^{1.} The VC13 bit is enabled when the VC27 bit in the VCR2 register is set to 1 (Vdet4 detection function used). The VC13 bit becomes 1 when the VC27 bit is set to 0 (Vdet4 detection function not used).



- 1. Set the D4INT register after the PRC3 bit in the PRCR register is set to 1 (write enable).
- 2. Use the following procedure to set the D40 bit to 1:
 - (1) Set the VC27 bit in the VCR2 register to 1
 - (2) Wait for td(E-A) before the voltage detection circuit starts operating
 - (3) Wait for required sampling time (See Table "Sampling Period")
 - (4) Set the D40 bit to 1
- 3. If the Vdet4 detection interrupt has been used to exit wait mode or stop mode, set the D41 bit to 0 and then set it to 1 to use the Vdet4 detection interrupt again to exit these modes.
- 4. The D42 bit is enabled when the VC27 bit is set to 1 (Vdet4 detection function used). The D42 bit becomes 0 when the VC27 bit is set to 0 (Vdet4 detection function not used).
- 5. The D43 bit can be set to 0 by a program. Writing a 1 has no effect.

Figure 6.3 **D4INT Register**




Figure 6.4 **WDC Register**

6.1 Vdet3 Detection Function

The hardware reset 2 is performed if the voltage applied to the VCC1 pin drops to Vdet3 (V) or below. Set the VC26 bit in the VCR2 register to 1 to use this Vdet3 detection function.

When the hardware reset 2 occurs, ports and I/O pins for peripheral functions are reset. The CPU and SFRs are reset when td(S-R) elapses after the voltage applied to the VCC1 pin reaches Vdet3r (V) or above. Then, the MCU executes a program in an address indicated by the reset vector. The states of pins and SFRs after reset are the same as the hardware reset 1.

Use the Vdet3 detection function while operating at or above Vdet3s. If the applied voltage drops below Vdet3s, perform the hardware reset 1 (refer to **5.1.2** Power-on Reset). The Vdet3 detection function cannot be used while the MCU is in stop mode.

Figure 6.5 shows a Vdet3 detection function operation example.




Figure 6.5 Vdet3 Detection Function Operation Example

6.2 Vdet4 Detection Function

Vdet4 detection interrupt is generated if the voltage applied to the VCC1 pin crosses the Vdet4 (V) level, either by dropping below or by rising above Vdet4. Set the VC27 bit in the VCR2 register to 1 (Vdet4 detection function used) and the D40 bit in the D4INT register to 1 (Vdet4 detection interrupt enabled) to use the Vdet4 detection function.

The D42 bit becomes 1 (voltage has crossed Vdet4) as soon as the applied voltage crosses Vdet4. When the D42 bit changes from 0 to 1, a Vdet4 detection interrupt request is generated. The D42 bit does not become 0 automatically when the interrupt is acknowledged. Set it to 0 (not detected) by a program. Whether the voltage has dropped below Vdet4 or risen above Vdet4 can be determined by reading the VC13 bit in the VCR1 register.

Set the D41 bit in the D4INT register to 1 to use the Vdet4 detection interrupt to exit wait mode or stop mode. The MCU exits wait mode or stop mode if the Vdet4 detection signal is generated even if the D42 bit is 1.

The Vdet4 detection interrupt shares the same interrupt vector with watchdog timer interrupt and oscillation stop detection interrupt. When using the Vdet4 detection interrupt simultaneously with these interrupts, determine whether the Vdet4 detection interrupt is generated by reading the D42 bit in the interrupt routine.

Table 6.1 shows conditions to generate Vdet4 detection interrupt request. Figure 6.6 shows a Vdet4 detection function operation example.

Bits DF1 and DF0 in the D4INT register determine the sampling clock which is used to detects if the voltage applied to the VCC1 pin has crossed Vdet4. Table 6.2 shows the sampling periods.

Table 6.1 Conditions to Generate Vdet4 Detection Interrupt Request

Operating Mode	VC27 Bit	D40 Bit	D41 Bit	D42 Bit ⁽¹⁾	VC13 Bit ⁽²⁾
CPU operating mode ⁽³⁾	1	1	0 or 1	0 to 1	0 to 1 1 to 0
Wait mode, Stop mode ⁽⁴⁾			1	0 or 1	0 to 1

NOTES:

- 1. Set to 0 by a program before generating an interrupt.
- 2. An interrupt request is generated when the sampling period elapses after the value of the VC13 bit is changed. See **Figure 6.6 Vdet4 Detection Function Operation Example** for details.
- 3. CPU operating mode includes main clock mode, main clock direct mode, PLL mode, low speed mode, low-power consumption mode, on-chip oscillator mode, on-chip oscillator low-power consumption mode. (Refer to **9. Clock Generation Circuits.**)
- 4. Refer to 6.2.1 Usage Notes on Vdet4 Detection Interrupt.

Table 6.2 Sampling Periods

CPU Clock		Clock (µs)		
(MHz)	Divided-by-8	Divided-by-16	Divided-by-32	Divided-by-64
16	3.0	6.0	12.0	24.0
24	2.0	4.0	8.0	16.0

NOTE:

1. Set the CPU clock 24 MHz or lower to use the voltage detection function.






Figure 6.6 **Vdet4 Detection Function Operation Example**

back to 1 to use the Vdet4 detection interrupt again to exit wait/stop mode.

3. If the Vdet4 detection interrupt has been used to exit wait mode or stop mode, set the D41 bit to 0 and then set it

6.2.1 Usage Notes on Vdet4 Detection Interrupt

When all the conditions below are met, the Vdet4 detection interrupt is generated and the MCU exits wait mode as soon as the WAIT instruction is executed or exits stop mode as soon as the CM10 bit in the CM1 register is set to 1 (all clocks stopped).

- the VC27 bit in the VCR2 register is set to 1 (Vdet4 detection function used)
- the D40 bit in the D4INT register is set to 1 (Vdet4 detection interrupt enabled)
- the D41 bit in the D4INT register is set to 1 (Vdet4 detection interrupt is used to exit wait/stop mode)
- the voltage applied to the VCC1 pin is Vdet4 or above (the VC13 bit in the VCR1 register is 1)

Execute the WAIT instruction or set the CM10 bit to 1 (all clocks stop) while the VC13 bit is 0 (VCC1 < Vdet4), if the MCU is configured to enter wait/stop mode when voltage applied to the VCC1 pin drops Vdet4 or below and to exit wait/stop mode when the voltage applied rises to Vdet4 or above. If the Vdet4 detection interrupt has been used to exit wait mode or stop mode, set the D41 bit to 0 and then set it back to 1 to use the Vdet4 detection interrupt again to exit wait/stop mode.

6.3 Cold Start/Warm Start Determination Function

The WDC5 bit in the WDC register determines whether it is a reset process when power-on (cold start) or a reset process when the $\overline{\text{RESET}}$ signal is input during MCU running (warm start). Default value of the WDC5 bit is 0 (cold start) when power-on, and the bit is set to 1 (warm start) by writing given values to the WDC register. The WDC5 bit does not become 0 even if the hardware reset 1, hardware reset 2, software reset, or watchdog timer reset is performed.

Figure 6.7 shows an example of cold start/warm start determination function operation.




Figure 6.7 Cold Start/Warm Start Determination Function Operation

7. **Processor Mode**

7.1 **Processor Mode**

Single-chip mode, memory expansion mode, microprocessor mode, or boot mode can be selected as the processor mode. Table 7.1 lists the features of the processor mode.

Table 7.1 **Processor Mode Features**

Processor Mode	Accessible Space	Pins assigned to I/O Port
Single-chip mode	SFR, internal RAM, internal ROM (user ROM area)	Used as I/O ports or I/O pins for peripheral functions
Memory expansion mode ⁽¹⁾	SFR, internal RAM, internal ROM (user ROM area), external space	P0 to P5 become bus control pins
Microprocessor mode ⁽¹⁾	SFR, internal RAM, external space	P0 to P5 become bus control pins
Boot mode ⁽²⁾	SFR, internal RAM, internal ROM (boot ROM area)	Used as I/O ports or I/O pins for peripheral functions

NOTES:

- 1. Refer to 8. Bus for details.
- 2. Refer to 26. Flash Memory for details.

7.2 **Setting of Processor Mode**

The CNVSS pin, EPM(P5_5) pin, and bits PM01 and PM00 in the PM0 register determine which processor mode to select. Table 7.2 lists processor mode after hardware reset. Table 7.3 lists the processor mode selected by bits PM01 and PM00.

Table 7.2 Processor Mode after Hardware Reset

Input to CNVSS pin	Input to EPM(P5_5)	Memory Type	Processor Mode
L	H or L	Mask ROM version Flash memory version	Single-chip mode
Н	H or L	Mask ROM version	Microprocessor mode
Н	Н	Flash memory version	Microprocessor mode
Н	L	Flash memory version	Boot mode

Table 7.3 PM01 and PM00 Bits Setting and Processor Mode

Bits PM01 and PM00	Processor Mode		
00b	Single-chip mode		
01b	Memory expansion mode		
11b	Microprocessor mode		

Rewriting bits PM01 and PM00 in the PM0 register places the MCU in the corresponding processor mode regardless of the CNVSS input level. When using memory expansion mode or microprocessor mode, first set bits PM02, PM05 and PM04, and PM07 in the PM0 register, and also set bits PM11 and PM10, PM15 and PM14 in the PM1 register. Then, set bits PM01 and PM00.


Do not enter microprocessor mode while the CPU is executing the program in the internal ROM.

Do not enter single-chip mode from microprocessor mode while the CPU is executing the program in an external space.

The internal ROM cannot be accessed regardless of the PM01 and PM00 bits setting if the MCU starts up in microprocessor mode after reset.

Figures 7.1 and 7.2 show the PM0 register and PM1 register. Figure 7.3 shows a memory map in each processor mode.





- 1. Set the PM0 register after the PRC1 bit in the PRCR register is set to 1 (write enable).
- 2. Bits PM01 and PM00 maintain values set before reset, even after software reset or watchdog timer reset has performed.
- 3. When using memory expansion mode or microprocessor mode, first set bits PM02, PM05 and PM04, and PM07 in the PM0 register, and also set bits PM11 and PM10, PM15 and PM14 in the PM1 register. Then, set bits PM01 and PM00.
- 4. The PM05 and PM04 bits setting is enabled in memory expansion mode and microprocessor mode. Set these bits in the combination with bits PM11 and PM10 in the PM 1 register. Do not set bits PM05 and PM04 to 11b in microprocessor mode since the MCU starts up with the separate bus after reset. Refer to the Table "Multiplexed Bus Settings and Chip-Select Areas" in the Bus chapter.
- 5. No BCLK is output in single-chip mode even if the PM07 bit is set to 0. To output BCLK from P5_3 in memory expansion mode and microprocessor mode, set the PM07 bit to 0, bits CM01 and CM00 in the CM0 register to "00b" (I/O port P5_3), and bits PM15 and PM14 in the PM1 register to 00b, 10b, or 11b.

Figure 7.1 **PM0** Register




Figure 7.2 **PM1 Register**

	ingle-chip mod	E		-	ansion mode	
000000h г		1	Mode 0	Mode 1	Mode 2	Mode 3
000400h	SFR		SFR Internal DAM	SFR Internal BAM	SFR Internal DAM	SFR Internal DAM
-	Internal RAM		Internal RAM	Internal RAM	Internal RAM	Internal RAM
005000	Reserved		Reserved	Reserved	Reserved	Reserved
00F000h 010000h	Block A ⁽³⁾		Block A ⁽³⁾	Block A ⁽³⁾	Block A ⁽³⁾	Block A ⁽³⁾
			External space 0	CS1 2-Mbyte		Not used
100000h	_		External space 0	external space 0 ⁽¹⁾	CS1 4-Mbyte	CS1 1-Mbyte external space 0
200000h	_			CS2	external space 0 ⁽²⁾	CS2 1-Mbyte external space 1
300000h	_		External space 1	2-Mbyte external space 1	1	
400000h	_					
	Not used		External space 2	Not used	Not used	Not used
C00000h	_			CS0		CS3 1-Mbyte external space 2
D00000h			External space 3	2-Mbyte external space 3	3-Mbyte external space 3	Not used
E00000h				Not used	- external space o	CS0 1-Mbyte external space 3
F00000h	_		Reserved	Reserved	Reserved	Reserved
FFFFFFh	Internal ROM(4)		Internal ROM ⁽⁴⁾	Internal ROM(4)	Internal ROM ⁽⁴⁾	Internal ROM ⁽⁴⁾
		000000h	Mode 0	Mode 1	Mode 2	Mode 3
				I SER I	I SEK I	l SFR
		000400h	Internal RAM	SFR Internal RAM	SFR Internal RAM	SFR Internal RAM
		000400h	-			
		010000h	Internal RAM Reserved	Reserved	Internal RAM	Internal RAM
area controll	ed by the	010000h 100000h	Internal RAM	Internal RAM Reserved	Internal RAM Reserved CS1	Internal RAM Reserved
<u>/C</u> Ri register S0 controlled	(i = 0 to 3): bv EWCR3	010000h	Internal RAM Reserved —External space 0	Internal RAM Reserved CS1 2-Mbyte external space 0(1) CS2	Internal RAM Reserved	Internal RAM Reserved Not used CST 1-Mbyte
/CRi register S0 controlled S1 controlled S2 controlled	(i = 0 to 3): by EWCR3 by EWCR0 by EWCR1	010000h 100000h	Internal RAM Reserved	Reserved CST 2-Mbyte external space 0(1)	Internal RAM Reserved CS1 4-Mbyte	Internal RAM Reserved Not used CST 1-Mbyte external space 0 CSZ 1-Mbyte
5 area controll VCRi register S0 controlled S1 controlled S2 controlled S3 controlled	(i = 0 to 3): by EWCR3 by EWCR0 by EWCR1	010000h 100000h 200000h	Internal RAM Reserved —External space 0	Internal RAM Reserved CS1 2-Mbyte external space 0(1) CS2 2-Mbyte	Internal RAM Reserved CS1 4-Mbyte	Internal RAM Reserved Not used CST 1-Mbyte external space 0 CSZ 1-Mbyte
/CRi register S0 controlled S1 controlled S2 controlled S3 controlled S3 controlled OTES: . 200000h to 1984 Kbyte less than 2	(i = 0 to 3): by EWCR3 by EWCR0 by EWCR1 by EWCR2 010000h = s. 64K bytes Mbytes. 010000h =	010000h 100000h 200000h 300000h	Internal RAM Reserved —External space 0	Internal RAM Reserved CS1 2-Mbyte external space 0(1) CS2 2-Mbyte	Internal RAM Reserved CS1 4-Mbyte	Internal RAM Reserved Not used CST 1-Mbyte external space 0 CSZ 1-Mbyte
VCRI register 50 controlled 51 controlled 52 controlled 53 controlled 53 controlled 55 controlled 56 controlled 57 controlled 57 controlled 57 controlled 57 controlled 57 controlled 58	(i = 0 to 3): by EWCR3 by EWCR0 by EWCR1 by EWCR2 010000h = s. 64K bytes Mbytes. 010000h = s. 64K bytes MbytesKbyte space	010000h 100000h 200000h 300000h	Internal RAM Reserved —External space 0 —External space 1	Internal RAM Reserved CS1 2-Mbyte external space 0(1) CS2 2-Mbyte external space 1	Internal RAM Reserved CS1 4-Mbyte external space 0(2)	Internal RAM Reserved Not used CST 1-Mbyte external space 0 CS2 1-Mbyte external space 1
VCRi register 50 controlled 51 controlled 52 controlled 53 controlled 53 controlled 55	(i = 0 to 3): by EWCR3 by EWCR0 by EWCR1 by EWCR2 010000h = s. 64K bytes Mbytes. 010000h = s. 64K bytes MbytesKbyte space the flash rsion to store	010000h 100000h 200000h 300000h 400000h	Internal RAM Reserved —External space 0 —External space 1	Internal RAM Reserved CS1 2-Mbyte external space 0(1) CS2 2-Mbyte external space 1	Internal RAM Reserved CS1 4-Mbyte external space 0(2)	Internal RAM Reserved Not used CST 1-Mbyte external space 0 CSZ 1-Mbyte external space 1 Not used
ICRi register S0 controlled S1 controlled S2 controlled S3 controlled TES: 200000h to 1984 Kbyte less than 2 400000h to 4032 Kbyte less than 4 Additional 4 provided in memory ver data. In 1024-Kby	(i = 0 to 3): by EWCR3 by EWCR0 by EWCR1 by EWCR2 010000h = s. 64K bytes Mbytes. 010000h = s. 64K bytes MbytesKbyte space the flash rsion to store the ROM rsion, internal cated from	010000h 100000h 200000h 300000h 400000h	Internal RAM Reserved —External space 0 —External space 1	Internal RAM Reserved CS1 2-Mbyte external space 0(1) CS2 2-Mbyte external space 1	Internal RAM Reserved CS1 4-Mbyte external space 0(2)	Internal RAM Reserved Not used CST 1-Mbyte external space 0 CSZ 1-Mbyte external space 1 Not used

Figure 7.3 **Memory Map in Each Processor Mode**

8. Bus

In memory expansion mode or microprocessor mode, the following pins become bus control pins: D0 to D15, A0 to A22, A23, CSO to CS3, WRL/WR, WRH/BHE, RD, CLKOUT/BCLK/ALE, HLDA/ALE, HOLD, ALE, and RDY.

8.1 **Bus Settings**

Bus setting is determined by the BYTE pin, the DS register, bits PM05 and PM04 in the PM0 register, and bits PM11 and PM10 in the PM1 register.

Table 8.1 lists bus settings. Figure 8.1 shows the DS register.

Table 8.1 **Bus Settings**

Bus Setting	Pin & Registers Used for Setting
Selecting external data bus width	DS register
Setting bus width after reset	BYTE pin (for external space 3 only)
Selecting separate bus or multiplexed bus	Bits PM05 and PM04 in the PM0 register
Number of chip-select pins	Bits PM11 and PM10 in the PM1 register




Figure 8.1 **DS** Register

8.1.1 Selecting External Address Bus

The number of external address bus pins, the number of chip-select pins, and chip-select-assigned address space $(\overline{CS} \text{ area})$ vary in each external space mode. Bits PM11 and PM10 in the PM1 register select external space mode.

8.1.2 Selecting External Data Bus

The DS register selects either external 8-bit data bus or 16-bit data bus per each external space. The data bus in the external space 3 becomes 16 bits wide when a low-level ("L") signal is applied to the BYTE pin after reset, and 8 bits wide when a high-level ("H") signal is applied. Do not change the BYTE pin level while the MCU is operating. Internal bus is always 16 bits wide.

8.1.3 Selecting Separate Bus/Multiplexed Bus

Bits PM05 and PM04 in the PM0 register select either the separate bus or multiplexed bus. The MCU starts up with the separate bus after reset.

8.1.3.1 Separate Bus

With the separate bus format, the MCU performs data input/output and address output using individual buses. The DS register selects 8-bit or 16-bit external data bus for each external space. If all DSi bits in the DS register (i = 0 to 3) are set to 0 (8-bit data bus), port P0 functions as the data bus and port P1 as the programmable I/O port.

If any of the DSi bits is set to 1 (16-bit data bus), ports P0 and P1 function as the data bus. Port P1 output is undefined when the MCU accesses the space where its DSi bit is set to 0.

8.1.3.2 Multiplexed Bus

With the multiplexed bus format, the MCU performs data input/output and address output using the same bus by time-sharing. D0 to D7 are time-multiplexed with A0 to A7 in the space accessed by the 8-bit data bus. D0 to D15 are time-multiplexed with A0 to A15 in the space accessed by the 16-bit data bus.

When bits PM05 and PM04 in the PM0 register are set to 11b (access all $\overline{\text{CS}}$ area using multiplexed bus), address bus has only 16 bits using A0 to A15. In this case, the accessible space is 64 Kbytes per each chip-select output. Refer to **Table 8.3 Processor Mode and Pin Function** for details.

Table 8.2 lists multiplexed bus settings and chip-select areas.

Table 8.2 Multiplexed Bus Settings and Chip-Select Areas

		PM11 and PM10 Bits Setting						
PM05 and PM04 bits setting	00b (external space mode 0	01b (external space mode 1)	10b (external space mode 2)	11b (external space mode 3)				
00b (multiplexed bus not used)		Separa	ate bus					
01b (access the CS2 area using multiplexed bus)		CS2	Do not set to this value	CS2				
10b (access the CS1 area using multiplexed bus)	Do not set to these values	CS1	CS1	CS1				
(access the all $\overline{\text{CS}}$ areas using multiplexed bus) ⁽¹⁾		CS0 CS1 CS2	CS0 CS1	CS0 CS1 CS2 CS3				

^{1.} In microprocessor mode, do not set bits PM05 and PM04 in the PM0 register to 11b (access all $\overline{\text{CS}}$ areas using multiplexed bus).



Table 8.3 Processor Mode and Pin Function

Processor Mode	Single-chip Mode	Memory I	Memory Expansion Mode/Microprocessor Mode				Memory Expansion Mode	
PM05 and PM04 bits setting ⁽¹⁾		00b (Multiplexed b	ous not used)	01b (Access CS2 area using multiplexed bus) 10b (Access CS1 area using multiplexed bus)		11b (Access all CS areas using multiplexed bus)		
Data bus width		Access all external spaces with 8-bit data bus	Access any external spaces with 16-bit data bus	Access all external spaces with 8-bit data bus	Access any external spaces with 16-bit data bus	Access all external spaces with 8-bit data bus	Access any external spaces with 16-bit data bus	
P0_0 to P0_7		Data bus (D0	to D7)					
P1_0 to P1_7		I/O port	Data bus (D8 to D15)	I/O port	Data bus (D8 to D15)	I/O port		
P2_0 to P2_7		Address bus ((A0 to A7)	Address bus/	data bus (A0/D	00 to A7/D7) ⁽²⁾		
P3_0 to P3_7	I/O port	Address bus (Address bus (A8 to A15)			Address bus (A8 to A15)	Address bus/ data bus (A8/D8 to A15/D15) ⁽²⁾	
P4_0 to P4_3		Address Bus	(A16 to A19)		•	I/O port		
P4_4 to P4_6		CS or address	s bus (A20 to A	(Refer to 8	3.2 Bus Contro	ol for details)(6)		
P4_7		CS or address	s bus (A23) (R	efer to 8.2 Bus	Control for de	etails) ⁽⁶⁾		
P5_0 to P5_2			RD, WRL, WRH outputs or RD, BHE, WR outputs (Refer to 8.2 Bus Control for details) ⁽⁴⁾					
P5_3	I/O port/ CLKOUT	CLKOUT/BCLK/ALE ⁽⁷⁾						
P5_4	I/O port	HLDA/ALE(3)	HLDA/ALE(3)					
P5_5		HOLD						
P5_6		ALE ⁽³⁾⁽⁵⁾						
P5_7		RDY						

- 1. Do not set bits PM05 and PM04 in the PM0 register to 11b (access all $\overline{\text{CS}}$ areas using multiplexed bus) in microprocessor mode since the MCU starts up with the separate bus after reset. When bits PM05 and PM04 are set to 11b in memory expansion mode, the accessible space is 64-Kbyte per each chip-select output.
- 2. These pins are used as address bus when selecting separate bus.
- 3. Bits PM15 and PM14 in the PM1 register determine which pin is used to output the ALE signal.
- 4. The PM02 bit in the PM0 register selects either combination, "RD, WRL, WRH" or "RD, BHE, WR".
- 5. P5_6 outputs undefined value when bits PM15 and PM14 are set to 00b (no ALE). In this case, it cannot be used as an I/O port.
- 6. Bits PM11 and PM10 in the PM1 register determine whether these pins are used as chip-select outputs or address bus.
- 7. Use bits CM01 and CM00 in the CM0 register, bits PM15 and PM14 in the PM1 register, and the PM07 bit in the PM0 register to select among CLKOUT, BCLK, and ALE function.

8.2 Bus Control

Described below are the signals required to access external devices and the bus timing. The signals are available in memory expansion mode and microprocessor mode only.

8.2.1 Address Bus and Data Bus

Address bus is the signals to access 16-Mbyte space, and consists of 24 control pins; A0 to A22 and $\overline{A23}$. $\overline{A23}$ is an inverse output signal of the highest-order address bit.

Data bus is the signals for data input and output. The DS register selects either an 8-bit data bus width from D0 to D7 or a 16-bit data bus width from D0 to D15 for each external space. When a high-level ("H") signal is applied to the BYTE pin, the data bus accessing the external space 3 is 8 bits wide after reset. When a low-level ("L") signal is applied to the BYTE pin, the data bus accessing the external space 3 is 16 bits wide.

When changing single-chip mode to memory expansion mode, the address bus value is undefined until the MCU accesses an external space.

8.2.2 Chip-Select Output

Chip-select outputs share pins with address bus, A20 to A22 and $\overline{A23}$. Bits PM11 and PM10 in the PM1 register determine the \overline{CS} areas to be accessed and the number of chip-select outputs. Maximum of four chip-select outputs are provided.


In microprocessor mode, no chip-select signal is output after reset. Only $\overline{A23}$, however, can perform as a chip-select output.

The $\overline{\text{CSi}}$ pin (i = 0 to 3) outputs an "L" signal while accessing its corresponding external space. An "H" signal is output while the MCU is accessing other external spaces. Figure 8.2 shows an example of address bus and chipselect outputs (separate bus).

Example 1:


After accessing the external space, both address bus and chip-select output change

When the MCU accesses the external space j specified by another chip-select output in the next cycle after having accessed the external space i, both address bus and chip-select output change.



After accessing the external space, the address bus changes but the chip-select output does not.


When the MCU accesses the space i specified by the same chip-select output in the next cycle after having accessed the external space i, the address bus changes but the chip-select output does not.



Example 2:

After accessing an external space, the chip-select output changes but the address bus does not.


When the MCU accesses SFR or internal ROM/ RAM area in the next cycle after having accessed an external space, the chip-select signal changes but the address bus does not.



Example 4:

After accessing an external space, neither address bus nor chip-select signal changes.

When the MCU does not access any spaces in the next cycle after having accessed an external space (no instruction prefetch is performed), neither address bus nor chip-select signal changes.



i = 0 to 3j = 0 to 3, excluding i k = 0 to 3p = 0 to 3, excluding k

The above examples show the address bus and chip-select output in two consecutive bus cycles.
 Depending on the combination, the chip-select signal can be more than two bus cycles.

- $\overline{\text{CS1}}$ outputs an "L" signal while accessing the external space 0. $\overline{\text{CS2}}$ outputs an "L" signal while accessing the external space 1.
- CS3 outputs an "L" signal while accessing the external space 2.
 CS0 outputs an "L" signal while accessing the external space 3.

Figure 8.2 Address Bus and Chip-Select Outputs (Separate Bus)

8.2.3 Read/Write Output Signals

When using a 16-bit data bus, the PM02 bit in the PM0 register selects either a combination of the " \overline{RD} , \overline{WR} , and \overline{BHE} " outputs or the " \overline{RD} , \overline{WRL} , and \overline{WRH} " outputs to determine the read/write output signals. When bits DS3 to DS0 in the DS register are set to 0 (8-bit external data bus width), set the PM02 bit to 0 ($\overline{RD}/\overline{WR}/\overline{BHE}$). When any of bits DS3 to DS0 is set to 1 (16-bit external data bus width) to access an 8-bit space, the combination of " \overline{RD} , \overline{WR} , and \overline{BHE} " is automatically selected regardless of the PM02 bit setting. Table 8.4 lists \overline{RD} , \overline{WRL} , and \overline{WRH} outputs. Table 8.5 list \overline{RD} , \overline{WR} , and \overline{BHE} outputs.

The \overline{RD} , \overline{WR} , and \overline{BHE} outputs are selected for the read/write output signals after reset. When changing to " \overline{RD} , \overline{WRL} , and \overline{WRH} " outputs, set the PM02 bit first to write data to an external memory.

Table 8.4 RD, WRL, and WRH Outputs

Data Bus Width	RD	WRL	WRH	A0	CPU Processing on External Space
16 bits	L	Н	Н	Not used	Read data
	Η	L	Н	Not used	Write 1-byte data to even address
	Н	Н	L	Not used	Write 1-byte data to odd address
	Н	L	L	Not used	Write data to both even and odd addresses
8 bits	Н	L(1)	Not used	H/L	Write 1-byte data
	L	H ⁽¹⁾	Not used	H/L	Read 1-byte data

NOTE:

1. These become WR output.

Table 8.5 RD, WR, and BHE Outputs

Data Bus Width	RD	WR	BHE	A0	CPU Processing on External Space
16 bits	Н	L	L	Н	Write 1-byte data to odd address
	L	Н	L	Н	Read 1-byte data from odd address
	Н	L	Н	L	Write 1-byte data to even address
	L	Н	Н	L	Read 1-byte data from even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8 bits	Н	L	Not used	H/L	Write 1-byte data
	L	Н	Not used	H/L	Read 1-byte data

8.2.4 **Bus Timing**

Software wait states for the internal ROM and internal RAM can be set using the PM12 bit in the PM1 register, for the SFR area using the PM13 bit, and for external spaces using the EWCRi register (i = 0 to 3). Table 8.6 lists a software wait state and bus cycle.

The basic bus cycle for the internal ROM, internal RAM, and SFR area is one bus clock (BCLK) cycle. A read from the internal ROM takes the basic bus cycle. A read or write to the internal RAM takes the basic bus cycle. When the PM12 bit in the PM1 register to 1 (1 wait state), an access to the internal ROM or internal RAM takes two BCLK cycles.

A read or write to the SFR area takes two BCLK cycles (1 wait state). When the PM13 bit in the PM1 register is set to 1 (2 wait states), an access takes three BCLK cycles.

The external bus cycle is divided into two phases: the number of BCLK cycles in the period from the beginning of the bus access until the read or write output signal becomes "L" (first ϕ), and the number of BCLK cycles in the period from the read or write output signal becomes "L" until the signal changes to "H" (second φ).

The minimum read or write cycle for the external bus is two BCLK cycles $(1 \phi + 1 \phi)$. The EWCRi register (i =0 to 3) selects an external bus cycle from 12 types for the separate bus and seven types for the multiplexed bus. For example, when bits EWCRi4 to EWCRi0 in the EWCRi register are set to 00011b (1 ϕ + 3 ϕ), the external bus cycle is four BCLK cycles.

Figure 8.3 shows the EWCRi register. Figures 8.4 to 8.8 show external bus timings.




Figure 8.3 **EWCR0 to EWCR3 Registers**

Table 8.6 Software Wait State and Bus Cycle

Space	External Bus Status	PM1 R	egister	EWCRi Register (i=0 to 3)	Bus Cycle
		PM13 Bit ⁽¹⁾	PM12 Bit	Bits EWCRi4 to EWCRi0	Bus Cycle
SFR area		0			2 BCLK cycles
SFR alea	_	1	_	_	3 BCLK cycles
Internal ROM/			0		1 BCLK cycle
RAM	_		1	_	2 BCLK cycles
				00001b	2 BCLK cycles
				00010b	3 BCLK cycles
				00011b	4 BCLK cycles
			-	00100b	5 BCLK cycles
	Separate bus	_		00101b	6 BCLK cycles
				00110b	7 BCLK cycles
				01010b	4 BCLK cycles
				01011b	5 BCLK cycles
				01100b	6 BCLK cycles
External memory				10011b	6 BCLK cycles
incinory				10100b	7 BCLK cycles
				10110b	9 BCLK cycles
				01010b	4 BCLK cycles
				01011b	5 BCLK cycles
				01101b	7 BCLK cycles
	Multiplexed bus	_	_	10011b	6 BCLK cycles
				10100b	7 BCLK cycles
				10101b	8 BCLK cycles
				10110b	9 BCLK cycles

^{1.} Set the PM13 bit to 1 before accessing CAN-associated registers.




Figure 8.4 Bus Cycles when Separate Bus is Selected (1/3)




Figure 8.5 Bus Cycles when Separate Bus is Selected (2/3)




Figure 8.6 Bus Cycle with Separate Bus is Selected (3/3)




Figure 8.7 Bus Cycles when Multiplexed Bus is Selected (1/2)




Figure 8.8 Bus Cycles when Multiplexed Bus is Selected (2/2)

8.2.4.1 Bus Cycle with Recovery Cycle Inserted

The EWCRi6 bit in the EWCRi register (i = 0 to 3) determines whether the recovery cycle is inserted or not. Address output or data output is held during the recovery cycle (only when using the separate bus). Devices, which require longer address hold time or data hold time, are connectable.




Figure 8.9 Recovery Cycle

8.2.5 ALE Output

The ALE output signal is provided for the external devices to latch the address when using the multiplexed bus. Latch the address at the falling edge of the ALE output. Bits PM15 and PM14 in the PM1 register determine to what pin the ALE output is assigned.

The ALE signal is output even when accessing the internal space.




Figure 8.10 ALE Output and Address/Data Bus

8.2.6 RDY Input

The \overline{RDY} signal facilitates access to external devices requiring longer access time. When \overline{RDY} input is "L" at the falling edge of the last BCLK cycle, wait states are inserted into the bus cycle. Then, when an "H" signal is input to the \overline{RDY} pin at the falling edge of BCLK, the MCU resumes executing the remaining bus clock. Table 8.7 lists MCU states when placed in wait state by \overline{RDY} input. Figure 8.11 shows an example of the \overline{RD} signal that is extended by the \overline{RDY} signal.

Table 8.7 MCU States while "L" is Input to the RDY Pin

Item	State	
Clock generation circuits	Operating (oscillating)	
\overline{RD} , \overline{WR} , A0 to A22, $\overline{A23}$, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, ALE,	Maintains the same state as when "L" is input to RDY pin.	
HLDA, programmable I/O ports		
Internal peripheral circuits	Operating	




Figure 8.11 RD Output Signal Extended by RDY Input

8.2.7 HOLD Input

The HOLD input signal is used to transfer ownership of the bus from the CPU to external devices. When a low-level ("L") signal is applied to the HOLD pin, the MCU enters a hold state after the bus access in progress is completed. While the HOLD pin is held "L", the MCU remains in a hold state and the HLDA pin outputs an "L" signal. Table 8.8 lists the MCU states in hold state.

Bus is used in the following priority order: HOLD, DMAC, CPU.

Table 8.8 MCU States in Hold State

Item	State
Clock generation circuits	Operating (oscillating)
CPU	Stopped
Internal peripheral circuits	Operating (Watchdog timer is stopped) ⁽¹⁾
RD, WR, A0 to A22, A23, D0 to D15, CS0 to CS3, BHE	High-impedance
HLDA	Outputs "L"
ALE	Outputs "L"
Programmable I/O ports	Maintains the same state as when "L" is input to HOLD pin.

NOTE:

1. When the PM22 bit in the PM2 register is set to 1 (selects the on-chip oscillator clock as count source for the watchdog timer), watchdog timer does not stop.

8.2.8 External Bus States when Accessing Internal Space

Table 8.9 lists external bus states when the internal space is accessed.

Table 8.9 External Bus States when Accessing Internal Space

Item	State when Accessing SFR, Internal ROM, and Internal RAM		
A0 to A22, A23	Hold the last accessed address in the external space		
D0 to D15	High-impedance		
RD, WR, WRL, WRH	Outputs "H"		
BHE	Holds the output level at the time when the MCU accessed the external space or SFR area for the last time		
CS	Outputs "H"		
ALE	Outputs ALE signal		

8.2.9 BCLK Output

The bus clock can be output from the BCLK pin in memory expansion mode and microprocessor mode. To output the bus clock, set the PM07 bit in the PM0 register to 0 (BCLK output) and bits CM01 and CM00 in the CM0 register to 00b (I/O port P5_3). No BCLK is output in single-chip mode.

Refer to 9. Clock Generation Circuits for details.

9. Clock Generation Circuits

9.1 Types of the Clock Generation Circuit

The MCU has four on-chip clock generation circuits to generate system clock signals.

- Main clock oscillation circuit
- Sub clock oscillation circuit
- On-chip oscillator
- PLL frequency synthesizer

Table 9.1 lists the specifications of the clock generation circuit. Figure 9.1 shows a block diagram of the clock generation circuit. Figures 9.2 to 9.8 show clock-associated registers.

Table 9.1 Clock Generation Circuit Specifications

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	On-chip Oscillator	PLL Frequency Synthesizer
Applications	CPU clock source Peripheral function clock source	CPU clock source Count source for timer A and timer B	CPU clock source Peripheral function clock source	CPU clock source Peripheral function clock source
Clock frequency	Up to 32 MHz	32.768 kHz	Approx. 1 MHz	Up to 32 MHz (see Table 9.3)
Connectable oscillator or resonator	Ceramic resonator Crystal oscillator	Crystal oscillator	_	-
Oscillator or resonator connect pins	XIN, XOUT	XCIN, XCOUT	-	-
Oscillation stop/ restart function	Available	Available	Available	Available
Oscillator state after reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally generated clock can be used.	Externally generated clock can be used.	Oscillation stop detect function: When the main clock stops, the on-chip oscillator starts oscillating automatically and becomes the CPU and peripheral function clock source	30 MHz or 20 MHz: Input 10 MHz to the main clock 32 MHz or 21.3 MHz Input 8 MHz to the main clock






Figure 9.1 Clock Generation Circuit




- 1. Set the CM0 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. The BCLK, ALE, or "L" signal is output from the P5_3 in memory expansion mode or microprocessor mode. Port P5_3 does not function as an I/O port.
- 3. fC32 does not stop running.
- 4. To set the CM04 bit to 1, set bits PD8_7 and PD8_6 in the PD8 register to 00b (ports P8_6 and P8_7 in input mode) and the PU25 bit in the PUR2 register to 0 (not pulled up).
- 5. The CM05 bit stops the main clock oscillation when entering low-power consumption mode or on-chip oscillator low-power consumption mode. The CM05 bit cannot be used to determine whether the main clock stops or not. To stop the main clock oscillation, set the PLC07 bit in the PLC0 register to 0 and the CM05 bit to 1 after setting the CM07 bit to 1 or setting the CM21 bit in the CM2 register to 1 (on-chip oscillator clock)
- When the CM05 bit is set to 1, the XOUT pin outputs "H". Since an on-chip feedback resistor remains ON, the XIN pin is pulled up to the XOUT pin via the feedback resistor
- 6. When the CM05 bit is set to 1, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode). In on-chip oscillator mode, bits MCD4 to MCD0 do not become 01000b even if the CM05 bit is set to 1.
- 7. Once the CM06 bit is set to 1, it cannot be set to 0 by a program.
- 8. Change the CM07 bit setting from 0 to 1, after the CM04 bit is set to 1 and the sub clock oscillation stabilizes. Change the CM07 bit setting from 1 to 0, after the CM05 bit is set to 0 and the main clock oscillation stabilizes. Do not change the CM07 bit simultaneously with the CM04 or CM05 bit.
- 9. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to bits CM02, CM05, and CM07 has no effect.
- 10. When stop mode is entered, the CM03 bit becomes 1.

Figure 9.2 CM0 Register



- 1. Set the CM1 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. When the CM10 bit is set to 1, the XOUT pin outputs "H" and the on-chip feedback resistor is disconnected. Pins XIN, XCIN, and XCOUT are placed in high-impedance states.
- 3. When the CM10 bit is set to 1, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode). Do not set the CM10 bit to 1, when the CM20 bit in the CM2 register is set to 1 (oscillation stop detect function used) or the CM21 bit in the CM2 register is set to 1 (on-chip oscillator clock).
- 4. Set the CM17 bit to 1 after the PLL clock oscillation stablilizes.
- 5. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), writes to bits CM10 and CM17 have no effect. If the PM22 bit in the PM2 register is set to 1 (on-chip oscillator clock as count source for watchdog timer), a write to the CM10 bit has no effect.

Figure 9.3 **CM1** Register



- 1. Set the MCD register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. When stop mode or low-power consumption mode is entered, bits MCD4 to MCD0 become 01000b. In on-chip oscillator mode, bits MCD4 to MCD0 do not become 01000b even if the CM05 bit in the CM0 register is set to 1 (main clock stops).
- 3. When the PM24 bit in the PM2 register is set to 0 (clock selected by the CM07 bit), access the CAN-associated registers after bits MCD4 to MCD0 are set to 10010b.

Figure 9.4 **MCD** Register


Oscillation Stop Detection Register⁽¹⁾ Symbol Address After Reset lolololo CM2 000Dh 00h Bit Symbol Bit Name Function RW Oscillation stop detection 0: Oscillation stop detect function not used CM20 RW enable bit(2) 1: Oscillation stop detect function used 0: Clock selected by the CM17 bit CM21 CPU clock select bit 2(3, 4) RW 1: On-chip oscillator clock 0: Loss of main clock not detected CM22 Oscillation stop detection flag⁽⁵⁾ RW 1: Loss of main clock detected 0. Main clock oscillates CM23 Main clock monitor flag⁽⁶⁾ RO 1: Main clock stops Reserved bits Set to 0 RW (b7-b4)

NOTES:

- 1. Set the CM2 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to the CM20 bit has no effect.

 3. When a loss of the main clock is detected while the CM20 bit is set to 1, the CM21 bit becomes 1.
- Although the main clock restarts oscillating, the CM21 bit does not become 0. To use the main clock as the CPU clock source after the main clock restarts oscillating, set the CM21 bit to 0 by a program.
- 4. When both the CM20 and CM23 bits are set to 1, do not set the CM21 bit to 0.
- 5. When a loss of the main clock is detected, the CM22 bit becomes 1. The CM22 bit can only be set to 0, not 1, by a program. If the CM22 bit is set to 0 by a program while the main clock is stopped, the CM22 bit does not become 1 until another loss of the main clock is detected after the main clock restarts oscillating.
- 6. Determine the main clock state by reading the CM23 bit several times after the oscillation stop detection interrupt is generated.


Figure 9.5 **CM2** Register



NOTES:

- 1. Set the PLC0 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to the PLC0 register has no effect.
- 3. Set bits PLC02 to PLC00 while the PLC07 bit is 0. Bits PLC02 to PLC00 can be written only once.
- 4. Enter wait mode or stop mode after the CM17 bit is set to 0 (main clock as CPU clock source) and then the PLC07 bit to 0.
- 5. Set registers PLC0 and PLC1 simultaneously in 16-bit units.


PLL Control Register 1^(1, 2, 3, 4)



NOTES:

- 1. Set the PLC1 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to the the PLC1 register has no effect.
- 3. Set the PLC1 register while the PLC07 bit is 0 (PLL stopped). The PLC1 register can be written only once.
- 4. Set registers PLC0 and PLC1 simultaneously in 16-bit units.

Figure 9.6 PLC0 Register, PLC1 Register



- 1. Set the PM2 register after the PRC1 bit in the PRCR register is set to 1 (write enable).
- 2. Once bits PM22 and PM21 are set to 1, they cannot be set to 0 by a program.
- 3. When the PM21 bit is set to 1;
 - the CPU clock does not stop even if the WAIT instruction is executed
 - · writes to the following bits have no effect
 - the CM02 bit in the CM0 register
 - the CM05 bit in the CM0 register
 - the CM07 bit in the CM0 register (CPU clock source is not changed)
 - the CM10 bit in the CM1 register (the MCU does not enter stop mode)
 - the CM17 bit in the CM1 register (CPU clock source is not changed)
 - the CM20 bit in the CM2 register (oscillation stop detect function setting is not changed) - all bits in registers PLC0 and PLC1 (PLL frequency synthesizer setting is not changed)
- 4. When the PM22 bit is set to 1;
- · the on-chip oscillator starts oscillating and the on-chip oscillator clock becomes the count source of the watchdog timer
- write to the CM10 bit in the CM1 register is disabled (writing a 1 has no effect and the MCU does not enter stop mode)
- the watchdog timer keeps operating when the MCU is in wait mode or in hold state
- 5. When the PM25 bit is set to 1 (CAN clock is fCAN), set the PM24 bit to 1 before accessing the CAN-associated registers.

Figure 9.7 PM2 Register




Figure 9.8 **TCSPR Register, CPSRF Register**

9.1.1 Main Clock

Main clock oscillation circuit generates the main clock. The main clock is used as the clock source for the CPU clock and peripheral function clocks.

The main clock oscillation circuit is configured by connecting an oscillator between the XIN and XOUT pins. The circuit has an on-chip feedback resistor. The feedback resistor is disconnected from the oscillation circuit in stop mode to reduce power consumption. The main clock oscillation circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 9.9 shows examples of main clock circuit connection. Circuit constants vary depending on each oscillator. Use the circuit constant recommended by each oscillator manufacturer.

The main clock divided-by-eight becomes the CPU clock source after reset.

To reduce power consumption, set the CM05 bit in the CM0 register to 1 (main clock stopped) after the sub clock or on-chip oscillator clock is selected as the CPU clock sources. In this case, the XOUT pin outputs an "H" signal. The XIN pin is pulled up to the XOUT pin via the feedback resistor which remains on. When an external clock is input to the XIN pin, do not set the CM05 bit to 1.

All clocks, including the main clock, stop in stop mode. Refer to 9.5 Power Consumption Control for details.




Figure 9.9 Main Clock Circuit Connection

9.1.2 Sub Clock

Sub clock oscillation circuit generates the sub clock. The sub clock is used as the clock source for the CPU clock and for timer A and timer B. fC, which has the same frequency as the sub clock can be output from the CLKOUT pin.

The sub clock oscillation circuit is configured by connecting a crystal oscillator between the XCIN and XCOUT pins. The circuit has an on-chip feedback resistor. The feedback resistor is disconnected from the oscillation circuit in stop mode to reduce power consumption. The sub clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 9.10 shows an example of sub clock circuit connection. Circuit constants vary depending on each oscillator. Use the circuit constant recommended by each oscillator manufacturer.

The sub clock is stopped after reset, and the feedback resistor is disconnected from the oscillation circuit. To start oscillating the sub clock oscillation circuit, set both the PD8_7 and PD8_6 bits in the PD8 register to 0 (input mode), the PU25 bit in the PUR2 register to 0 (not pulled up), and then the CM04 bit in the CM0 register to 1 (XCIN-XCOUT oscillation function). To input the externally generated clock to the XCIN pin, set the PD8_7 bit to 0, the PU25 bit to 0, and then the CM04 bit to 1. A clock input to the XCIN pin becomes the clock source for the sub clock.

When the CM07 bit in the CM0 register is set to 1 (sub clock) after the sub clock oscillation stabilizes, the sub clock becomes the CPU clock source.

All clocks, including the sub clock, stop in stop mode. Refer to 9.5 Power Consumption Control for details.




Figure 9.10 Sub Clock Circuit Connection

9.1.3 On-Chip Oscillator Clock

On-chip oscillator generates the 1-MHz on-chip oscillator clock. The on-chip oscillator clock is used as the clock source for the CPU clock and peripheral function clocks.

The on-chip oscillator clock is stopped after reset. When the CM21 bit in the CM2 register is set to 1 (on-chip oscillator clock), the on-chip oscillator starts oscillating and becomes the clock source for the CPU clock and peripheral function clocks in place of the main clock.

Table 9.2 lists on-chip oscillator start conditions.

Table 9.2 On-Chip Oscillator Start Condition

CM2 Register	PM2 Register		Applications	
CM21	PM22	PM27, PM26	– Applications	
1	0	00b	Clock source for the CPU clock and peripheral function clock	
0	1	00b	Count source for the watchdog timer	
0	0	10b	Clock source for f2n	

9.1.3.1 Oscillation Stop Detect Function

When the main clock is terminated running by an external factor, the on-chip oscillator automatically starts oscillating to provide the clock.

When the CM 20 bit in the CM2 register is set to 1 (oscillation stop detect function used), an oscillation stop detection interrupt request is generated as soon as the main clock is lost. Simultaneously, the on-chip oscillator starts oscillating. The on-chip oscillator clock takes the place of the main clock as the clock source for the CPU clock and peripheral function clocks. Associated bits in the CM2 register are changed as follows:

- CM21 bit becomes 1 (on-chip oscillator clock becomes the CPU clock)
- CM22 bit becomes 1 (loss of main clock stop is detected)
- CM23 bit becomes 1 (main clock stops)

The oscillation stop detection interrupt shares the vector with the watchdog timer interrupt and the Vdet4 detection interrupt. When these interrupts are used simultaneously, verify the CM22 bit in the interrupt routine to determine if an oscillation stop detection interrupt request has been generated.

When the main clock resumes its operation after a loss of the main clock is detected, the main clock can be selected as the clock source for the CPU clock and peripheral function clocks by a program. Figure 9.11 shows the procedure to switch the clock source from the on-chip oscillator clock to the main clock.

In low-speed mode, when the main clock is lost while the CM20 bit is set to 1, an oscillation stop detection interrupt request is generated, and the on-chip oscillator starts oscillating. The sub clock remains as the source for the CPU clock. The on-chip oscillator clock becomes the source for the peripheral function clocks.

When the peripheral function clocks are stopped, the oscillation stop detect function cannot be used. To enter wait mode while using the oscillation stop detect function, set the CM02 bit in the CM0 register to 0 (peripheral clocks do not stop in wait mode).

The oscillation stop detect function is a precaution against the unintended termination of the main clock by an external factor. Set the CM20 bit to 0 (oscillation stop detect function not used) when the main clock is stopped by a program, i.e., entering stop mode or setting the CM05 bit in the CM0 register to 1 (main clock stops).

When the main clock frequency is 2 MHz or lower, the oscillation stop detect function is not available. In this case, set the CM20 bit to 0.




Figure 9.11 Procedure to Switch from On-chip Oscillator Clock to Main Clock

9.1.4 **PLL Clock**

The PLL frequency synthesizer generates the PLL clock by multiplying the main clock. The PLL clock can be used as the clock source for the CPU clock and peripheral function clocks.

The PLL frequency synthesizer is stopped after reset. When the PLC07 bit in the PLC0 register is set to 1 (PLL runs), the PLL frequency synthesizer starts operating. Waiting time, tsu(PLL), is required before the PLL clock is stabilized.

The PLL clock is the VCO clock divided by either 2 or 3. When the PLL clock is used as the clock source for the CPU clock or peripheral function clocks, set each bit as shown in Table 9.3. Figure 9.12 shows the procedure to use the PLL clock as the CPU clock source.

Prior to entering wait mode or stop mode, set the CM17 bit in the CM1 register to 0 (main clock as CPU clock source) and then the PLC07 bit to 0 (PLL stops).

Table 9.3	Bit Settings to Use PLL Clock as CPU Clock Source
-----------	---

Multiplication	PLC0 Register			PLC1 Register	PLL Clock	
factor	PLC02 bit	PLC01 bit PLC00 bit		PLC12 bit	I LL CIOCK	
2	0	1	1	1	fPLL = 2 × fXIN	
3	U	ı		0	fPLL = 3 × fXIN	
8/3	1	0	0	1	fPLL = 8/3 × fXIN	
4	'	U	0	0	fPLL = 4 × fXIN	




Figure 9.12 Procedure to Use PLL Clock as CPU Clock Source

9.2 CPU Clock and BCLK

The CPU clock is used to operate the CPU and also used as the count source for the watchdog timer. After reset, the CPU clock is the main clock divided by eight. The bus clock (BCLK) has the same frequency as the CPU clock and can be output from the BCLK pin in memory expansion mode or microprocessor mode. Refer to **9.4 Clock Output Function** for details.

The main clock, sub clock, on-chip oscillator clock, or PLL clock can be selected as the clock source for the CPU clock.

When the main clock, on-chip oscillator clock, or PLL clock is selected as the clock source for the CPU clock, the selected clock source divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 becomes the CPU clock. Bits MCD4 to MCD0 in the MCD register select the clock division. When the MCU enters stop mode or low-power consumption mode, bits MCD4 to MCD0 are set to 01000b (divide-by-8 mode). Therefore, when the CPU clock source is switched to the main clock next time, the CPU clock is the main clock divided by eight. Refer to **9.5 Power Consumption Control** for details.

9.3 Peripheral Function Clock

The peripheral function clocks are used to operate the peripheral functions excluding the watchdog timer. The clock selected by the CM17 bit in the CM1 register and the CM21 bit in the CM2 register (any of the main clock, PLL clock, or on-chip oscillator clock) becomes the peripheral function clock source (fPFC).

9.3.1 f1, f8, f32, and f2n

f1, f8 and f32 are fPFC divided by 1, 8, or 32.

Bits PM27 and PM 26 in the PM2 register select the f2n clock source from fPFC, XIN clock (fXIND), and the on-chip oscillator clock (fROC). Bits CNT3 to CNT0 in the TCSPR register select the f2n division. (n = 1 to 15. No division when n = 0.)

When wait mode is entered while the CM02 bit in the CM0 register is set to 1 (peripheral clocks stop in wait mode) or when the CM05 bit is set to 1 using the main clock as the peripheral function clock source, fPFC stops. When bits PM27 and PM26 in the PM2 register are set to 10b (on-chip oscillator clock is selected for the f2n clock source), f2n does not stop in wait mode.

f1, f8, and f2n are used to operate the serial interface and also is used as the count source for timer A and timer B. f1 is also used to operate the intelligent I/O and CAN modules.

The CLKOUT pin outputs f8 and f32. Refer to **9.4 Clock Output Function** for details.

9.3.2 fAD

fAD is used to operate the A/D converter and has the same frequency as fPFC.

When wait mode is entered while the CM02 bit in the CM0 register is set to 1 (peripheral clocks stop in wait mode) or when the CM05 bit is set to 1 using the main clock as the peripheral function clock source, fAD stops.

9.3.3 fC32

fC32 is the sub clock divided by 32. fC32 is used as the count source for timer A and timer B. fC32 is available if the sub clock is running.

9.3.4 fCAN

Page 94 of 587

fCAN has the same frequency as the main clock. It is the clock for the CAN module only.



9.4 Clock Output Function

The CLKOUT pin outputs fC, f8, or f32.

The BCLK clock, which has the same frequency as the CPU clock, can be output from the BCLK pin in memory expansion mode or microprocessor mode.

Table 9.4 lists CLKOUT pin function in single-chip mode. Table 9.5 lists CLKOUT pin function in memory expansion mode and microprocessor mode.

Table 9.4 CLKOUT Pin Function in Single-Chip Mode

CM0 Register ⁽¹⁾	P5 3/CLKOUT Pin Function	
Bits CM01 and CM00	F3_3/OLKOOT PIII FUIICIIOI	
00b	I/O port P5_3	
01b	Outputs fC	
10b	Outputs f8	
11b	Outputs f32	

NOTE:

1. Rewrite the CM0 register after setting the PRC0 bit in the PRCR register to 1 (write enable).

Table 9.5 CLKOUT Pin Function in Memory Expansion Mode and Microprocessor Mode

CM0 Register ⁽¹⁾	PM1 Register ⁽²⁾	PM0 Register ⁽²⁾	CLKOUT/BCLK/ALE Pin Function
Bits CM01 and CM00	Bits PM15 and PM14	PM07 bit	CEROOT/BOER/ALE FIII FUIICIIOII
	00b	0	Outputs BCLK
00b	10b 11b	1	Outputs "L" (does not function as P5_3)
	01b	0 or 1	Outputs ALE
01b	0 or 1	0 or 1	Outputs fC
10b	0 or 1	0 or 1	Outputs f8
11b	0 or 1	0 or 1	Outputs f32

NOTES:

- 1. Change the CM0 register after setting the PRC0 bit in the PRCR register to 1 (write enable).
- 2. Change registers PM0 and PM1 after setting the PRC1 bit in the PRCR register to 1 (write enable).

9.5 Power Consumption Control

The power consumption control is enabled by controlling a CPU clock frequency. The higher the CPU clock frequency is, the more the processing power is available. The lower the CPU clock frequency is, the less power is consumed. When unnecessary oscillation circuits are stopped, power consumption is further reduced.

CPU operating mode, wait mode, and stop mode are provided as the power consumption control. CPU operating mode is further separated into the following modes; main clock mode, PLL mode, low-speed mode, low-power consumption mode, on-chip oscillator mode, on-chip oscillator low-power consumption mode, and main clock direct mode.

Figure 9.13 shows a mode transition diagram.




Figure 9.13 Mode Transition

9.5.1 CPU operating mode

The CPU clock can be selected from the main clock, sub clock, on-chip oscillator clock, or PLL clock. When switching the CPU clock source, wait until the new CPU clock source stabilizes. To change the CPU clock source from the sub clock, on-chip oscillator clock, or PLL clock, set it to the main clock once and then switch it to another clock.

To switch the CPU clock source from the on-chip oscillator clock to the main clock, set bits MCD4 to MCD0 in the MCD register to 01000b (divided-by-8 mode) in on-chip oscillator mode.

Table 9.6 lists bit setting and operation mode associated with clocks.

9.5.1.1 Main Clock Mode

The main clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The main clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

9.5.1.2 PLL Mode

The PLL clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The PLL clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

9.5.1.3 Low-Speed Mode

The sub clock is used as the source for the CPU clock. The main clock, PLL clock, or on-chip oscillator clock can be selected as the source for fPFC by setting bits CM17 and CM21 after the CPU clock is switched to the sub clock using the CM07 bit. In low-speed mode, fC32 can be used as the count source for timer A and timer B.

Out of CPU operating modes, only main clock mode and low-power consumption mode can be entered from low-speed mode. Enter main clock mode first prior to entering different CPU operating modes other than the low-power consumption mode.

9.5.1.4 Low-Power Consumption Mode

The MCU enters low-power consumption mode when the main clock stops in low-speed mode. The sub clock is used as the source for the CPU clock. The on-chip oscillator clock can be selected as the source for fPFC by setting the CM21 bit after entering low-power consumption mode. fC32 can be used as the count source for timer A and timer B. When low-power consumption mode is entered, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode). Therefore, when next time the CPU clock source is switched to the main clock, the CPU clock is the main clock divided by eight. However, bits MCD4 to MCD0 do not become 01000b if the main clock is stopped by setting the CM05 bit to 1 while the on-ship oscillator clock is selected as the source for fPFC in low-speed mode. In this case, set bits MCD4 to MCD0 to 01000b by a program and then switch the CPU clock source to the main clock.

9.5.1.5 On-Chip Oscillator Mode

The on-chip oscillator clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The on-chip oscillator clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

9.5.1.6 On-Chip Oscillator Low-Power Consumption Mode

The MCU enters on-chip oscillator low-power consumption mode when the main clock stops in on-chip oscillator mode. The on-chip oscillator clock divided by 1 (no division), 2, 3, 4, 6, 8, 10, 12, 14, or 16 is used as the source for the CPU clock. The on-chip oscillator clock is also used as the source for fPFC. When the sub clock is running, fC32 can be used as the count source for timer A and timer B.

9.5.1.7 Main Clock Direct Mode

The main clock is used as the source for the CPU clock in main clock direct mode. The PLL clock is used for fPFC.

When fCAN is used to operate the CAN modules, enter main clock direct mode before accessing the CAN-associated registers.



Table 9.6 Operation Mode Setting

		Oscillation Control				Selector		
CPU Clock Source	Operating Mode	CM0 Register		PLC0 Register	CM2 Register	CM1 Register	CM0 Register	PM2 Register
		CM05	CM04	PLC07	CM21 ⁽¹⁾	CM17	CM07	PM24
	Main clock mode	0	0 or 1	0 or 1	0	0	0	0
Main clock	Main clock direct mode ⁽²⁾	0	0 or 1	0 or 1	0	0	0	1
PLL clock	PLL mode	0	0 or 1	1	0	1	0	0
	Low-speed mode	0	1	0 or 1	0	0	1	0
Sub clock	Low power consumption mode	1	1	0	0	0	1	0
	On-chip oscillator mode	0	0 or 1	0 or 1	1	0	0	0
On-chip oscillator clock	On-chip oscillator low- power consumption mode	1	0 or 1	0	1	0	0	0

NOTES:

- 1. The CM21 bit in the CM2 register has both the oscillation control and selector functions.
- 2. Refer to 23.2 CAN Clock and CPU Clock for details.

9.5.2 Wait Mode

In wait mode, the CPU and watchdog timer stop operating. If the PM22 bit in the PM2 register is set to 1 (onchip oscillator clock as watchdog timer count source), the watchdog timer continues operating. Since the main clock, sub clock, and on-chip oscillator clock continue running, peripheral functions using these clocks as their clock source also continue to operate.

9.5.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is set to 1 (peripheral clocks stop in wait mode), fAD, f1, f8, and f32 stop in wait mode. f2n, which uses the clock selected by the CM21 bit in the CM2 register as its clock source, also stops in wait mode. Power consumption can be reduced by stopping these peripheral clocks. f2n, which uses the XIN clock (fXIND) or on-chip oscillator clock as its clock source, and fC32 do not stop even in wait mode.

9.5.2.2 Entering Wait Mode

To enter wait mode with the CM02 bit in the CM0 register set to 1, set bits MCD4 to MCD0 in the MCD register for the CPU clock frequency to be 10 MHz or lower after dividing the main clock. Figure 9.14 shows a procedure to enter wait mode.

Page 98 of 587




Figure 9.14 **Procedure to Enter Wait Mode**

9.5.2.3 Pin States in Wait Mode

Table 9.7 lists pin states in wait mode.

Table 9.7 Pin States in Wait Mode

Pin		Memory Expansion Mode Single-Chip Mod Microprocessor Mode		
Address bus, data bus, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, $\overline{\text{BHE}}$		Maintain the state immediately before entering wait mode		
RD, WR, WRL, WRH		"H"		
HLDA, BCLK		"H"		
ALE		"L"		
Ports		Maintain the state immediately before entering wait mode		
CLKOUT	When fC is selected	Continue to output the clock		
When f8, f32 are selected		When the CM02 bit in the CM0 do not stop in wait mode): Cor When the CM02 bit is 1 (periph The clock is stopped and holds entering wait mode	ntinue to output the clock neral clock stops in wait mode):	

9.5.2.4 Exiting Wait Mode

Wait mode is exited by the hardware reset 1, hardware reset 2, $\overline{\text{NMI}}$ interrupt, Vdet4 detection interrupt, or peripheral function interrupts.

As for a peripheral function interrupt that is not used to exit wait mode, set bits ILVL2 to ILVL0 in the corresponding Interrupt Control Register to 000b (interrupt disabled) before executing the WAIT instruction. The CM02 bit setting in the CM0 register affects the use of the peripheral function interrupts to exit wait mode.

When the CM02 bit is set to 0 (peripheral clocks do not stop in wait mode), any peripheral function interrupts can be used to exit wait mode. When the CM02 bit is set to 1 (peripheral clocks stop in wait mode), the peripheral functions clocked by the peripheral function clocks stop, and therefore, the peripheral function interrupts cannot be used to exit wait mode. However, the peripheral functions clocked by the external clock and fC32 do not stop regardless of the CM02 bit setting. Also, f2n, which uses the XIN clock (fXIND) or on-chip oscillator clock as its clock source does not stop. The interrupts generated by the peripheral functions which operate using these clocks can be used to exit wait mode.

When the MCU exits wait mode by the peripheral function interrupts or $\overline{\text{NMI}}$ interrupt, the CPU clock does not change before and after the WAIT instruction is executed.

Table 9.8 lists interrupts to be used to exit wait mode and usage conditions.

Interrupt	When CM02 = 0	When CM02 = 1
NMI interrupt	Available	Available
Vdet4 detection interrupt	Available	Available
Serial interface interrupt	Available when the source clock is the internal clock or external clock.	Available when the source clock is the external clock or f2n (when fXIND or on-chip oscillator clock is selected).
Key input interrupt	Available	Available
A/D conversion interrupt	Available in one-shot mode or single- sweep mode	Not available
Timer A interrupt Timer B interrupt	Available in all modes	Available in event counter mode or when the count source is fC32 or f2n (when fXIND or on-chip oscillator clock is selected)
INT interrupt	Available	Available
CAN interrupt	Available	Available when fCAN is used
Intelligent I/O Interrupt	Available	Not available

Table 9.8 Interrupts to Exit Wait Mode and Usage Conditions

9.5.3 **Stop Mode**

In stop mode, all clocks are stopped. Since the CPU clock and peripheral function clocks are stopped, the CPU and the peripheral functions which are operated by these clocks stop their operation. The least power is required to operate the MCU in stop mode. Enter stop mode from main clock mode.

9.5.3.1 **Entering Stop Mode**

Stop mode is entered by setting the CM10 bit in the CM1 register to 1 (all clocks stop) while the NMI pin is held "H". Also, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode) by setting the CM10 bit to 1.

Figure 9.15 shows a procedure to enter stop mode.

When entering stop mode, the instructions following CM10 = 1 instruction are stored into the instruction queue, and the program stops. When stop mode is exited, the instruction lined in the queue is executed before the exit interrupt routine is handled.

Insert the jmp.b instruction as follows after the instruction to set the CM10 bit to 1.

fset I ; I flag is set to 1

bset 0, cm1 ; all clocks stopped (stop mode)

jmp.b LABEL_001 ; jmp.b instruction executed (no instruction between jmp.b and LABEL.)

LABEL_001:

; nop(1)nop ; nop(2)nop nop ; nop(3)nop ; nop(4)mov.b #0, prcr ; protection set




Figure 9.15 Procedure to Enter Stop Mode

9.5.3.2 Pin States in Stop Mode

Table 9.9 lists pin states in stop mode.

Table 9.9 Pin States in Stop Mode

Pin		Memory Expansion Mode Microprocessor Mode Single-Chip Mod		
, tau. 555 2 a5, 2 ata 2 a5, 5 5 5 to 5 5 5, 2 : 1		Maintain the state immediately before entering stop mode		
RD, WR, WRL, WRH		"H"		
HLDA, BCLK		"H"		
ALE		"H"		
Ports		Maintain the state immediately before entering stop mode		
CLKOUT	When fC is selected	"H"		
When f8, f32 are selected		The clock is stopped and holds the level immediately before entering stop mode		
XIN		Placed in a high-impedance state		
XOUT		"H"		
XCIN, XCOUT		Placed in a high-impedance stat	re	

9.5.3.3 Exiting Stop Mode

Stop mode is exited by the hardware reset 1, $\overline{\text{NMI}}$ interrupt, Vdet4 detection interrupt, or peripheral function interrupts. The following are the peripheral function interrupts that can be used to exit stop mode.

- Key input interrupt
- $\bullet \overline{INT}$ interrupt
- Timer A and timer B interrupts
 (Available when the timer counts external pulse having 100-Hz frequency or lower in event counter mode)

When only the hardware reset 1, $\overline{\text{NMI}}$ interrupt, or Vdet4 detection interrupt is used to exit stop mode, set bits ILVL2 to ILVL0 in the Interrupt Control Registers for all the peripheral function interrupts to 000b (interrupt disabled) before setting the CM10 bit in the CM1 register to 1 (all clocks stop).

If the voltage applied to pins VCC1 and VCC2 drops below 3.0 V in stop mode, exit stop mode by the hardware reset 1 after the voltage has satisfied the recommended operating conditions.

9.6 System Clock Protect Function

The system clock protect function prohibits the clock setting from being rewritten in order to prevent the CPU clock source from being changed when a program goes out of control.

When the PM21 bit in the PM2 register is set to 1 (disables a clock change), the following bits cannot be written:

- Bits CM02, CM05, and CM07 in the CM0 register
- Bits CM10 and CM17 in the CM1 register
- The CM20 bit in the CM2 register
- All bits in registers PLC0 and PLC1

The CPU clock continues running when the WAIT instruction is executed.

Figure 9.16 shows a procedure to use the system clock protect function. Follow the procedure while the CM05 bit in the CM0 register is set to 0 (main clock oscillates) and the CM07 bit to 0 (main clock as CPU clock source).




Figure 9.16 Procedure to Use System Clock Protect Function

10. Protection

The function protects important registers from being inadvertently overwritten in case of a program crash. Figure 10.1 shows the PRCR register.

The PRC2 bit in the PRCR register becomes 0 (write disable) by a write to the SFR area after the PRC2 bit is set to 1 (write enable). Set the PD9 or PS3 register immediately after the PRC2 bit is set to 1. Do not generate an interrupt or a DMA or DMACII transfer between these two instructions. Bits PRC0, PRC1, and PRC3 do not become 0 automatically even after a write to the SFR area. Set bits PRC0, PRC1, and PRC3 to 0 by a program.




Figure 10.1 PRCR Register

11. Interrupts

11.1 Types of Interrupts

Figure 11.1 shows the types of interrupts.




Figure 11.1 Interrupts

• Maskable interrupts

The I flag and IPL can enable and disable these interrupts.

The interrupt priority order can be changed by using interrupt priority level settings.

• Non-maskable interrupt

These interrupts cannot be disabled regardless of the I flag and IPL settings.

11.2 Software Interrupts

Software interrupts occur when particular instructions are executed. Software interrupts are non-maskable.

11.2.1 Undefined Instruction Interrupt

The undefined instruction interrupt occurs when the UND instruction is executed.

11.2.2 Overflow Interrupt

The overflow interrupt occurs when the INTO instruction is executed while the O flag in the FLG register is 1 (arithmetic operation overflow). Instructions that can set the O flag are: ABS, ADC, ADCF, ADD, ADDX, CMP, CMPX, DIV, DIVU, DIVX, NEG, RMPA, SBB, SCMPU, SHA, SUB, SUBX

11.2.3 BRK Interrupt

The BRK interrupt occurs when the BRK instruction is executed.

11.2.4 BRK2 Interrupt

The BRK2 interrupt occurs when the BRK2 instruction is executed. Do not use this interrupt. This is for use with development support tool only.

11.2.5 INT Instruction Interrupt

The INT instruction interrupt occurs when the INT instruction is executed. The INT instruction can specify software interrupt numbers 0 to 63. Software interrupt numbers 8 to 54 and 57 are assigned to the vector table used for the peripheral function interrupt. This means that the MCU is able to execute the peripheral function interrupt routine by executing the INT instruction. When the INT instruction is executed, values in the FLG register and PC are saved to the stack. The relocatable vector of the specified software interrupt number is stored in PC.

The stack, where the data is saved, varies depending on a software interrupt number.

ISP is selected for software interrupt numbers 0 to 31. (The U flag in the FLG register becomes 0.) For software interrupt numbers 32 to 63, SP which is selected immediately before executing the INT instruction is used. (The U flag does not change.)

For the peripheral function interrupt, the FLG register value is saved and the U flag becomes 0 (ISP selected) when an interrupt request is acknowledged. Therefore, for software interrupt numbers 32 to 54 and 57, SP to be used can differ depending on whether an interrupt is generated by a peripheral function or by the INT instruction.



11.3 Hardware Interrupts

Special interrupts and peripheral function interrupts are available as hardware interrupts.

11.3.1 Special Interrupts

Special interrupts are non-maskable.

11.3.1.1 NMI Interrupt

The NMI interrupt occurs when a signal applied to the NMI pin changes from high level ("H") to low level ("L"). Refer to 11.8 NMI Interrupt for details.

11.3.1.2 Watchdog Timer Interrupt

The watchdog timer interrupt occurs when the watchdog timer counter underflows. Refer to **12. Watchdog Timer** for details.

11.3.1.3 Oscillation Stop Detection Interrupt

The oscillation stop detection interrupt occurs when the MCU detects a loss of the main clock. Refer to **9. Clock Generation Circuits** for details.

11.3.1.4 Vdet4 Detection Interrupt

The Vdet4 detection interrupt occurs when the voltage applied to VCC1 rises above or drops below Vdet4. Refer to **6.2** Vdet4 Detection Function for details.

11.3.1.5 Single-Step Interrupt

Do not use the single-step interrupt. This is for use with development support tool only.

11.3.1.6 Address Match Interrupt

When the AIERi bit in the AIER register is set to 1 (address match interrupt enabled), the address match interrupt occurs immediately before executing the instruction stored in the address indicated by the RMADi register (i = 0 to 7).

Set the starting address of the instruction in the RMADi register. The address match interrupt does not occur if a table data or any address other than the starting address of the instruction is set. Refer to 11.10 Address Match Interrupt for details.

11.3.2 DMACII End-of-Transfer Complete Interrupt

The DMACII transfer complete interrupt is generated by the DMACII function. Refer to **14. DMACII** for details.

11.3.3 Peripheral Function Interrupt

The peripheral function interrupt is generated by the on-chip peripheral functions. The peripheral function interrupts and software interrupt numbers 8 to 54 and 57 for the INT instruction use the same interrupt vector table. The peripheral function interrupt is maskable.

See **Tables 11.2 and 11.3** for the peripheral function interrupt sources. Refer to the descriptions of individual peripheral functions for details.



Page 108 of 587

11.4 High-Speed Interrupt

The high-speed interrupt executes an interrupt sequence in five cycles and returns from the interrupt routine in three cycles. When the FSIT bit in the RLVL register is set to 1 (interrupt priority level 7 is used for the high-speed interrupt), the interrupt that bits ILVL2 to ILVL0 in the Interrupt Control Register are set to 111b (level 7) becomes the high-speed interrupt.

Only one interrupt can be set as the high-speed interrupt. To use the high-speed interrupt, do not set multiple interrupts to interrupt priority level 7. Set the DMAII bit in the RLVL register to 0 (interrupt priority level 7 is used for interrupt) to use the high-speed interrupt.

Set the starting address of a high-speed interrupt routine in the VCT register.

When the high-speed interrupt is acknowledged, the FLG register value is saved into the SVF register and the PC value is saved into the SVP register. A program is executed from an address indicated by the VCT register. Use the FREIT instruction to return from a high-speed interrupt routine. Values saved into registers SVF and SVP are restored to the FLG register and PC by executing the FREIT instruction.

The high-speed interrupt, and DMA2 and DMA3 share some of the registers. When using the high-speed interrupt, neither DMA2 nor DMA3 is available. DMA0 and DMA1 can still be used.

Figure 11.2 shows a procedure to use high-speed interrupt.




Figure 11.2 Procedure to Use High-Speed Interrupt

11.5 Interrupts and Interrupt Vectors

There are four bytes in each interrupt vector. Set the starting address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, an interrupt routine is executed from the address set in its interrupt vector. Figure 11.3 shows an interrupt vector.




Figure 11.3 Interrupt Vector

11.5.1 Fixed Vector Table

The fixed vector table is allocated in addresses FFFFDCh to FFFFFFh. Table 11.1 lists the fixed vector table. The ID code which is used for the ID code check function of the flash memory is stored to the part of the fixed vector table. Refer to **26.2.2 ID Code Check Function** for details.

Table 11.	1	Fixed '	Vector	Table

Interrupt Source	Vector Addresses Address (L) to Address (H)	Remarks	Reference
Undefined instruction	FFFFDCh to FFFFDFh		M32C/80 series software manual
Overflow	FFFFE0h to FFFFE3h		
BRK instruction	FFFFE4h to FFFFE7h	If the content of the address FFFFE7h is FFh, the CPU executes from the address stored in the software interrupt number 0 in the relocatable vector table.	
Address match	FFFFE8h to FFFFEBh		
-	FFFFECh to FFFFEFh	Reserved space	
Watchdog timer	FFFFF0h to FFFFF3h	These addresses are used for the watchdog timer interrupt, oscillation stop detection interrupt, and Vdet4 detection interrupt.	Voltage detection function, Clock generation circuit, Watchdog timer
_	FFFFF4h to FFFFF7h	Reserved space	
NMI	FFFFF8h to FFFFFBh		
Reset	FFFFFCh to FFFFFFh		Reset

11.5.2 Relocatable Vector Table

The relocatable vector table occupies 256 bytes beginning from the address set in the INTB register. Tables 11.2 and 11.3 list the relocatable vector table.

Set an even address to the starting address of the vector set in the INTB register to increase the interrupt sequence execution rate.



Table 11.2 Relocatable Vector Tables (1/2)

Interrupt Source	Vector Table Address Address (L) to Address (H) ⁽¹⁾	Software Interrupt Number	Reference	
BRK instruction ⁽²⁾	+0 to +3 (0000h to 0003h)	0	M32C/80 Series	
Reserved space	+4 to +31 (0004h to 001Fh)	1 to 7	Software Manual	
DMA0	+32 to +35 (0020h to 0023h)	8	DMAC	
DMA1	+36 to +39 (0024h to 0027h)	9		
DMA2	+40 to +43 (0028h to 002Bh)	10		
DMA3	+44 to +47 (002Ch to 002Fh)	11		
Timer A0	+48 to +51 (0030h to 0033h)	12	Timer A	
Timer A1	+52 to +55 (0034h to 0037h)	13		
Timer A2	+56 to +59 (0038h to 003Bh)	14		
Timer A3	+60 to +63 (003Ch to 003Fh)	15		
Timer A4	+64 to +67 (0040h to 0043h)	16		
UART0 transmission, NACK(3)	+68 to +71 (0044h to 0047h)	17	Serial interfaces	
UART0 reception, ACK(3)	+72 to +75 (0048h to 004Bh)	18		
UART1 transmission, NACK(3)	+76 to +79 (004Ch to 004Fh)	19		
UART1 reception, ACK(3)	+80 to +83 (0050h to 0053h)	20		
Timer B0	+84 to +87 (0054h to 0057h)	21	Timer B	
Timer B1	+88 to +91 (0058h to 005Bh)	22		
Timer B2	+92 to +95 (005Ch to 005Fh)	23		
Timer B3	+96 to +99 (0060h to 0063h)	24		
Timer B4	+100 to +103 (0064h to 0067h)	25		
INT5	+104 to +107 (0068h to 006Bh)	26	Interrupts	
INT4	+108 to +111 (006Ch to 006Fh)	27		
INT3	+112 to +115 (0070h to 0073h)	28		
INT2	+116 to +119 (0074h to 0077h)	29		
INT1	+120 to +123 (0078h to 007Bh)	30		
INT0	+124 to +127 (007Ch to 007Fh)	31		
Timer B5	+128 to +131 (0080h to 0083h)	32	Timer B	
UART2 transmission, NACK(3)	+132 to +135 (0084h to 0087h)	33	Serial interfaces	
UART2 reception, ACK(3)	+136 to +139 (0088h to 008Bh)	34		
UART3 transmission, NACK(3)	+140 to +143 (008Ch to 008Fh)	35		
UART3 reception, ACK(3)	+144 to +147 (0090h to 0093h)	36		
UART4 transmission, NACK(3)	+148 to +151 (0094h to 0097h)	37		
UART4 reception, ACK(3)	+152 to +155 (0098h to 009Bh)	38		

NOTES:

- 1. These are the addresses offset from the base address set in the INTB register.
- 2. The I flag can not disable this interrupt.
- 3. In I²C mode, NACK, ACK, or start/stop condition detection can be the interrupt sources.

Table 11.3 Relocatable Vector Tables (2/2)

Interrupt Source	Vector Table Address Address (L) to Address (H) ⁽¹⁾	Software Interrupt Number	Reference
Bus conflict detection, Start condition detection/ Stop condition detection (UART2) ⁽³⁾	+156 to +159 (009Ch to 009Fh)	39	Serial interfaces
Bus conflict detection, Start condition detection/ Stop condition detection (UART3 or UART0) ⁽⁴⁾	+160 to +163 (00A0h to 00A3h)	40	
Bus conflict detection, Start condition detection/ Stop condition detection (UART4 or UART1) ⁽⁴⁾	+164 to +167 (00A4h to 00A7h)	41	
A/D0	+168 to +171 (00A8h to 00ABh)	42	A/D converter
Key input	+172 to +175 (00ACh to 00AFh)	43	Interrupts
Intelligent I/O interrupt 0, CAN10 ⁽⁵⁾ , UART5 reception	+176 to +179 (00B0h to 00B3h)	44	Intelligent I/O, CAN,
Intelligent I/O interrupt 1, CAN11 ⁽⁵⁾ , UART5 transmission	+180 to +183 (00B4h to 00B7h)	45	UART5, UART6, INT
Intelligent I/O interrupt 2	+184 to +187 (00B8h to 00BBh)	46	
Intelligent I/O interrupt 3	+188 to +191 (00BCh to 00BFh)	47	
Intelligent I/O interrupt 4	+192 to +195 (00C0h to 00C3h)	48	
Intelligent I/O interrupt 5, CAN12 ⁽⁵⁾ , CAN1 wake-up	+196 to +199 (00C4h to 00C7h)	49	
Intelligent I/O interrupt 6	+200 to +203 (00C8h to 00CBh)	50	
Intelligent I/O interrupt 7	+204 to +207 (00CCh to 00CFh)	51	
Intelligent I/O interrupt 8	+208 to +211 (00D0h to 00D3h)	52	
Intelligent I/O interrupt 9, CAN00 ⁽⁵⁾ , UART6 reception, INT6	+212 to +215 (00D4h to 00D7h)	53	
Intelligent I/O interrupt 10, CAN01 ⁽⁵⁾ , UART6 transmission, INT7	+216 to +219 (00D8h to 00DBh)	54	
Reserved space	+220 to +227 (00DCh to 00E3h)	55, 56	-
Intelligent I/O interrupt 11, CAN02 ⁽⁵⁾ , INT8	+228 to +231 (00E4h to 00E7h)	57	Intelligent I/O, CAN, INT
Reserved space	+232 to +255 (00E8h to 00FFh)	58 to 63	-
INT instruction ⁽²⁾	+0 to +3 (0000h to 0003h) to +252 to +255 (00FCh to 00FFh)	0 to 63	Interrupts

NOTES:

- 1. These are the addresses offset from the base address set in the INTB register.
- 2. The I flag can not disable this interrupt.
- 3. In I²C mode, NACK, ACK, or start/stop condition detection can be the interrupt sources.
- 4. The IFSR6 bit in the IFSR register selects either UART0 or UART3. The IFSR7 bit selects either UART1 or UART4.
- 5. Any CAN interrupt source cannot be used in M32C/87B. Only CAN00, CAN01, and CAN02 interrupt sources can be used in M32C/87A.

11.6 Interrupt Request Acknowledgement

Software interrupts occur when their corresponding instructions are executed. The INTO instruction, however, requires the O flag in the FLG register to be 1. Special interrupts occur when their corresponding interrupt requests are generated.

For the peripheral function interrupts to be acknowledged, the following conditions must be met:

- I flag = 1
- IR bit = 1
- Bits ILVL2 to ILVL0 > IPL

The I flag, IPL, IR bit, and bits ILVL2 to ILVL0 are independent of each other. The I flag and IPL are in the FLG register. The IR bit and bits ILVL2 to ILVL0 are in the Interrupt Control Register.

11.6.1 I Flag and IPL

The I flag enables and disables maskable interrupts. When the I flag is set to 1 (enable), all maskable interrupts are enabled; when the I flag is set to 0 (disable), they are disabled. The I flag automatically becomes 0 after reset.

IPL is 3 bits wide and indicates the Interrupt Priority Level (IPL) from level 0 to level 7. If a requested interrupt has higher priority level than IPL, the interrupt is acknowledged.


Table 11.4 lists interrupt priority levels associated with IPL.

Table 11.4 Interrupt Priority Levels

IPL2 to IPL0	Required Interrupt Priority Levels to Be Acknowledged for Maskable Interrupts
0	Level 1 and above
1	Level 2 and above
2	Level 3 and above
3	Level 4 and above
4	Level 5 and above
5	Level 6 and above
6	Level 7 and above
7	All maskable interrupts are disabled

11.6.2 Interrupt Control Registers and RLVL Register

The Interrupt Control Registers are used to control the peripheral function interrupts. Figures 11.4 and 11.5 show the Interrupt Control Registers. Figure 11.6 shows the RLVL register.



the CAN-associated registers.

The CANOIC register controls the CANO0 interrupt.

The CAN1IC register controls the CAN01 interrupt.

The CAN2IC register controls the CAN02 interrupt.

The CAN3IC register controls the CAN10 interrupt.

The CAN4IC register controls the CAN11 interrupt.

The CAN5IC register controls the CAN12 interrupt and CAN1 wake-up interrupt.

The IIO09IC register shares the address with the CAN0IC register. The IIO10IC register shares the address with the CAN1IC register.

The IIO11IC register shares the address with the CAN2IC register.

The IIO0IC register shares the address with the CAN3IC register.

The IIO1IC register shares the address with the CAN4IC register. The IIO5IC register shares the address with the CAN5IC register.

4. The IR bit can be set to 0 only. (Do not set to 1.)

Figure 11.4 Interrupt Control Register (1/2)




Figure 11.5 Interrupt Control Register (2/2)

11.6.2.1 Bits ILVL2 to ILVL0


Bits ILVL2 to ILVL0 determine an interrupt priority level. The higher the interrupt priority level is, the higher priority the interrupt has.

When an interrupt request is generated, its interrupt priority level is compared to IPL. This interrupt is enabled only when its interrupt priority level is higher than IPL. When bits ILVL2 to ILVL0 are set to 000b (level 0), the interrupt is disabled.

11.6.2.2 IR Bit

The IR bit is automatically set to 1 (interrupt requested) by hardware when an interrupt request is generated. After an interrupt request is acknowledged and an interrupt sequence in the corresponding interrupt vector is executed, the IR bit is automatically set to 0 (interrupt not requested) by hardware.

The IR bit can be set to 0 by a program. Do not set it to 1.



NOTES:

- 1. The MCU exits stop or wait mode when an interrupt priority level of a requested interrupt is higher than a level set using bits RLVL2 to RLVL0. Set bits RLVL2 to RLVL0 to the same value as IPL in the FLG register.
- 2. Do not set both the FSIT and DMAII bits to 1. Set either the FSIT bit or the DMAII bit to 1 before setting bits ILVL2 to ILVL0 in the Interrupt Control Register to 111b.
- 3. Only one interrupt can have the interrupt priority level 7 when selecting the high-speed interrupt.
- 4. The DMAII bit is undefined after reset. To use interrupt priority level 7 for an interrupt, set it to 0 before setting the Interrupt Control Register.

Figure 11.6 **RLVL Register**

11.6.2.3 Bits RLVL2 to RLVL0

When using an interrupt to exit wait mode or stop mode, refer to 9.5.2 Wait Mode and 9.5.3 Stop Mode for details.

11.6.3 Interrupt Sequence

The interrupt sequence is performed between an interrupt request acknowledgment and interrupt routine execution.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority after the instruction in progress is completed. Then, the CPU starts the interrupt sequence from the following cycle. However, for the SCMPU, SIN, SMOVB, SMOVF, SMOVU, SSTR, SOUT, and RMPA instructions, if an interrupt request is generated while one of these instructions is being executed, the MCU suspends the instruction execution to start the interrupt sequence.

The interrupt sequence is performed as indicated below:

- (1) The CPU obtains the interrupt number by reading the address 000000h (address 000002h for the high-speed interrupt). Then, the corresponding IR bit to the interrupt becomes 0 (interrupt not requested).
- (2) The FLG register value, immediately before the interrupt sequence, is saved to a temporary register⁽¹⁾ in the CPU.
- (3) Each bit in the FLG register becomes as follows:

The I flag becomes 0 (interrupt disabled)

The D flag becomes 0 (single-step interrupt disabled)

The U flag becomes 0 (ISP selected)

- (4) The internal register value (the FLG register value saved in (2)) in the CPU is saved to the stack; or to the SVF register for the high-speed interrupt.
- (5) The PC value is saved to the stack; or to the SVP register for the high-speed interrupt.
- (6) The interrupt priority level of the acknowledged interrupt becomes the IPL level.
- (7) An interrupt vector corresponding to the acknowledged interrupt is stored into PC.

After the interrupt sequence is completed, the CPU executes the instruction from the starting address of the interrupt routine.

NOTE:

1. Temporary register cannot be accessed by users.

11.6.4 Interrupt Response Time

Figure 11.7 shows the interrupt response time. Interrupt response time is the period between an interrupt request generation and the end of an interrupt sequence. Interrupt response time is divided into two phases: the period between an interrupt request generation and the end of the ongoing instruction execution ((a) in Figure 11.7), and the period required to perform the interrupt sequence ((b) in Figure 11.7).




Figure 11.7 Interrupt Response Time

Time (a) varies depending on an instruction being executed. The DIV, DIVX, and DIVU instructions require the longest time (a), which is at the maximum of 42 cycles. Table 11.5 lists time (b).

Table 11.5 Interrupt Sequence Execution Time(1)

Interrupts	Execution Time (in terms of CPU clock)
Peripheral function	14 cycles
INT instruction	12 cycles
NMI Watchdog timer Undefined instruction Address match	13 cycles
Overflow	14 cycles
BRK instruction (relocatable vector table)	17 cycles
BRK instruction (fixed vector table)	19 cycles
High-speed interrupt	5 cycles

NOTE:

1. The values when interrupt vectors are allocated in even addresses in the internal ROM, except for the highspeed interrupt.

11.6.5 IPL Change when Interrupt Request is Acknowledged

When a peripheral function interrupt request is acknowledged, the priority level for the acknowledged interrupt becomes the IPL level in the flag register.

Software interrupts and special interrupts have no interrupt priority level. If an interrupt that has no interrupt priority level occurs, the value shown in Table 11.6 becomes the IPL level.

Table 11.6 Interrupts without Interrupt Priority Levels and IPL

Interrupt Source	IPL level
Watchdog timer, NMI, oscillation stop detection, Vdet4 detection, DMACII end-of-transfer interrupt	7
Software, address match	Not changed

11.6.6 Saving a Register

In the interrupt sequence, values of the FLG register and PC are saved to the stack.

Figure 11.8 shows the stack states before and after an interrupt request is acknowledged.

The other necessary registers are saved by a program at the beginning of the interrupt routine. The PUSHM instruction can save multiple registers⁽¹⁾ in the register bank currently used.

Refer to 11.4 High-Speed Interrupt for the high-speed interrupt.

NOTE:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.




Figure 11.8 Stack States Before and After Acknowledgement of Interrupt Request

11.6.7 Returning from Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the values of the FLG register and PC, which have been saved to the stack before the interrupt sequence is performed, are automatically restored. And then, the program that was running before an interrupt request was acknowledged, resumes its process. The high-speed interrupt uses the FREIT instruction instead. Refer to **11.4 High-Speed Interrupt** for details.

Before executing the REIT or FREIT instruction, use the POPM instruction or the like to restore registers saved by a program in the interrupt routine. By executing the REIT or FREIT instruction, register bank is switched back to the bank used immediately before the interrupt sequence.

11.6.8 Interrupt Priority

If two or more interrupt requests are detected at the same sampling points (a timing to check whether any interrupt request is generated or not), the interrupt with the highest priority is acknowledged.

Set bits ILVL2 to ILVL0 in the Interrupt Control Register to select the given priority level for maskable interrupts (peripheral function interrupts).

Priority levels of special interrupts, such as $\overline{\text{NMI}}$ and watchdog timer interrupt are fixed by hardware. Figure 11.9 shows the priority of hardware interrupts.

The interrupt priority does not affect software interrupts. Executing an instruction for a software interrupt causes the MCU to execute an interrupt routine.




Figure 11.9 Interrupt Priority of Hardware Interrupts

11.6.9 Interrupt Priority Level Decision Circuit

The interrupt priority level decision circuit selects the highest priority interrupt when two or more interrupt requests are generated at the same sampling point.

Figure 11.10 shows the interrupt priority level decision circuit.




Figure 11.10 Interrupt Priority Level Decision Circuit

11.7 INT Interrupt

External input to pins $\overline{INT0}$ to $\overline{INT8}$ generates the $\overline{INT0}$ to $\overline{INT8}$ interrupt. $\overline{INT0}$ to $\overline{INT5}$ interrupts can select either edge sensitive, which the rising/falling edge triggers an interrupt request, or level sensitive, which an input signal level to the \overline{INTi} pin (i = 0 to 5) triggers an interrupt request. The $\overline{INT6}$ to $\overline{INT8}$ interrupts are available only in the 144-pin package with edge-sensitive triggering.

To use $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$ interrupts with edge sensitive, set the LVS bit in the INTiIC register to 0 (edge sensitive), and select a rising edge, falling edge, or both edges using the POL bit in the INTiIC register and the IFSRi bit in the IFSR register. When the IFSRi bit is set to 1 (both edges), set the corresponding POL bit to 0 (falling edge). When the selected edge is detected at the $\overline{\text{INTi}}$ pin, the corresponding IR bit becomes 1.


To use $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$ interrupts with level sensitive, set the LVS bit to 1 (level sensitive) and select either "L" level or "H" level using the POL bit. Also, set the IFSRi bit to 0 (one edge). While the selected level is detected at the $\overline{\text{INTi}}$ pin, the IR bit becomes 1 and remains 1. Therefore, the interrupt requests are generated repeatedly as long as the selected level is detected at the $\overline{\text{INTi}}$ pin. When the input signal is changed to the inactive level, the IR bit becomes 0 by the interrupt request acknowledgement or writing a 0 by a program.

Interrupts can be enabled or disabled using bits ILVL2 to ILVL0 in the INTiIC register.


To use $\overline{INT6}$ to $\overline{INT8}$ interrupts with edge sensitive, select a rising edge or falling edge by the IFSRj bit (j = 10 to 12) in the IFSRA register. Interrupts can be enabled or disabled using the INTiE bit in the IIOkIE register (k = 9 to 11) and bits ILVL2 to ILVL0 in the IIOkIC register.

Refer to 11.11 Intelligent I/O Interrupts, CAN Interrupts, UART5 and UART6 Transmit/Receive Interrupts, and INT6 to INT8 Interrupts for details.

Figure 11.11 shows $\overline{\text{INTi}}$ interrupt setting procedures (i = 0 to 5). Figure 11.12 shows $\overline{\text{INTi}}$ interrupt setting procedures (i = 6 to 8). Figure 11.13 shows the IFSR register and Figure 11.14 shows IFSRA register.



INTi Interrupt Setting Procedures (i = 0 to 5) **Figure 11.11**



INTi Interrupt Setting Procedures (i = 6 to 8) Figure 11.12




Figure 11.13 IFSR Register




Figure 11.14 IFSRA Register

11.8 NMI Interrupt

The $\overline{\text{NMI}}$ interrupt is non-maskable. The $\overline{\text{NMI}}$ interrupt occurs when a signal applied to the P8_5/ $\overline{\text{NMI}}$ pin changes from "H" level to "L" level. A read from the P8_5 bit in the P8 register returns the input level of the $\overline{\text{NMI}}$ pin. When the $\overline{\text{NMI}}$ interrupt is not used, connect the $\overline{\text{NMI}}$ pin to VCC1 via a resistor (pull-up). Each "H" or "L" width of the signal applied to the $\overline{\text{NMI}}$ pin must be 2 CPU clock cycles + 300 ns or more.

11.9 Key Input Interrupt

The IR bit in the KUPIC register becomes 1 when an falling edge is detected at any of the pins P10_4 to P10_7 set to input mode. The key input interrupt can also be used as key-on wake-up function to exit wait mode or stop mode. To use the key input interrupt, do not use pins P10_4 to P10_7 as A/D input. Figure 11.15 shows a block diagram of the key input interrupt. When an "L" signal is applied to one of the pins P10_4 to P10_7 in input mode, a falling edge detected at the other pins is not recognized as an interrupt request signal.

When the PSC_7 bit in the PSC register is set to 1 (AN_4 to AN_7), the input buffer for the port and the key input interrupt is disconnected. Therefore, the pin level cannot be obtained by reading the Port P10 register in input mode. Also, the IR bit in the KUPIC register does not become 1 even if a falling edge is detected at pins $\overline{\text{K10}}$ to $\overline{\text{K13}}$.




Figure 11.15 Key Input Interrupt Block Diagram

11.10 Address Match Interrupt

The address match interrupt is non-maskable. This interrupt occurs immediately before executing the instruction stored in the address specified by the RMADi register (i=0 to 7). Eight addresses can be set for the address match interrupt. The AIERi bit in the AIER register determines whether the interrupt is enabled or disabled.

Figure 11.16 shows registers associated with the address match interrupt.

Set the starting address of the instruction in the RMADi register. The address match interrupt does not occur if a table data or any address other than the starting address of the instruction is set.




Figure 11.16 RMAD0 to RMAD7 Registers, AIER Register

11.11 Intelligent I/O Interrupts, CAN Interrupts, UART5 and UART6 Transmit/ Receive Interrupts, and INT6 to INT8 Interrupts

The intelligent I/O interrupts are shared by CAN interrupt, $\overline{\text{INT6}}$ to $\overline{\text{INT8}}$ interrupts, UART5 and UART6 transmit/receive interrupt. A logical sum of interrupt request signals from individual peripheral functions is used to generate an interrupt.

Figure 11.17 shows a block diagram of the intelligent I/O interrupts. Figure 11.18 shows the IIOiIR (i = 0 to 11) register. Figure 11.19 shows the IIOiIE register.




Figure 11.17 Intelligent I/O Interrupt Block Diagram

Interrupt Request Register Address After Reset Symbol IIO0IR to IIO11IR 0000 000Xb See below Bit Symbol RW **Function** Unimplemented. (b0) Write 0. Read as undefined value. 0: Interrupt not requested (Note 1) Interrupt request flag 1 RW 1: Interrupt requested(2) 0: Interrupt not requested (Note 1) Interrupt request flag 2 RW 1: Interrupt requested(2) 0: Interrupt not requested Interrupt request flag 3 RW 1: Interrupt requested(2) Interrupt not requested Interrupt request flag 4 RW (Note 1) 1: Interrupt requested⁽²⁾ 0: Interrupt not requested (Note 1) Interrupt request flag 5 RW1: Interrupt requested(2) 0: Interrupt not requested RW (Note 1) Interrupt request flag 6 1: Interrupt requested(2) 0: Interrupt not requested (Note 1) Interrupt request flag 7 RW 1: Interrupt requested(2)

NOTES:

- 1. See table below for bit symbols.
- 2. These bits can be set to only 0. Do not write a 1 to these bits.

Bit Symbols for the Interrupt Request Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IR	00A0h	CAN10R	U5RR	SIO0RR	G0RIR	-	TM13R/PO13R	-	-
IIO1IR	00A1h	CAN11R	U5TR	SIO0TR	G0TOR	-	TM14R/PO14R	_	-
IIO2IR	00A2h	-	-	SIO1RR	G1RIR	ı	TM12R/PO12R	_	-
IIO3IR	00A3h	-	-	SIO1TR	G1TOR	PO27R	TM10R/PO10R	_	-
IIO4IR	00A4h	SRT0R	SRT1R	-	BT1R	ı	TM17R/PO17R	_	-
IIO5IR	00A5h	CAN12R	CAN1WUR	ı	SIO2RR	ı	PO21R	-	-
IIO6IR	00A6h	_	-	-	SIO2TR	ı	PO20R	_	-
IIO7IR	00A7h	IE0R	-	-	ı	ı	PO22R	-	_
IIO8IR	00A8h	IE1R	IE2R	-	BT2R	ı	PO23R	TM11R/PO11R	-
IIO9IR	00A9h	CAN00R	INT6R	U6RR	ı	ı	PO24R	TM15R/PO15R	-
IIO10IR	00AAh	CAN01R	INT7R	U6TR	-	-	PO25R	TM16R/PO16R	_
IIO11IR	00ABh	CAN02R	INT8R	_	_	_	PO26R	_	_

BTqR: Intelligent I/O group q base timer interrupt request

TM1jR: Intelligent I/O group 1 time measurement function j interrupt request

POqjR: Intelligent I/O group q waveform generation function j interrupt request

SIOkRR: Intelligent I/O group k receive interrupt request

SIOkTR: Intelligent I/O group k transmit interrupt request

GmTOR: Intelligent I/O group m HDLC data processing function interrupt request (TO: Transmit Output)

GmRIR: Intelligent I/O group m HDLC data processing function interrupt request (RI: Receive Input)

SRTmR: Intelligent I/O group m special communication function interrupt request IEkR: Intelligent I/O group 2 IEBus communication function interrupt request

CAN0kR: CAN0 communication function interrupt request

CAN1kR: CAN1 communication function interrupt request CAN1WUR: CAN1 wake-up interrupt request

INTnR: INTn interrupt request

UpTR: UARTp transmit interrupt request


UpRR: UARTp receive interrupt request -: Reserved bit. Set to 0

k = 0 to 2m = 0, 1n = 6 to 8p = 5, 6q = 1, 2

j = 0 to 7

Figure 11.18 IIO0IR to IIO11IR Registers





^{1.} See table below for bit symbols.

Bit Symbols for the Interrupt Enable Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IE	00B0h	CAN10E	U5RE	SIO0RE	G0RIE	-	TM13E/PO13E	-	IRLT
IIO1IE	00B1h	CAN11E	U5TE	SIO0TE	G0TOE	-	TM14E/PO14E	-	IRLT
IIO2IE	00B2h	-	_	SIO1RE	G1RIE	-	TM12E/PO12E	_	IRLT
IIO3IE	00B3h	-	_	SIO1TE	G1TOE	PO27E	TM10E/PO10E	_	IRLT
IIO4IE	00B4h	SRT0E	SRT1E	_	BT1E	_	TM17E/PO17E	_	IRLT
IIO5IE	00B5h	CAN12E	CAN1WUE	-	SIO2RE	ı	PO21E	_	IRLT
IIO6IE	00B6h	-	_	-	SIO2TE	ı	PO20E	_	IRLT
IIO7IE	00B7h	IE0E	_	-	-	-	PO22E	_	IRLT
IIO8IE	00B8h	IE1E	IE2E	_	BT2E	_	PO23E	TM11E/PO11E	IRLT
IIO9IE	00B9h	CAN00E	INT6E	U6RE	-	-	PO24E	TM15E/PO15E	IRLT
IIO10IE	00BAh	CAN01E	INT7E	U6TE	_	-	PO25E	TM16E/PO16E	IRLT
IIO11IE	00BBh	CAN02E	INT8E	-	-	-	PO26E	_	IRLT

BTqE: Intelligent I/O group q base timer interrupt enabled

TM1]E: Intelligent I/O group 1 time measurement function j interrupt enabled POqjE: Intelligent I/O group q waveform generation function j interrupt enabled

SIOkRE: Intelligent I/O group k receive interrupt enabled

SIOkTE: Intelligent I/O group k transmit interrupt enabled

GmTOE: Intelligent I/O group m HDLC data processing function interrupt enabled (TO: Transmit Output) GmRIE: Intelligent I/O group m HDLC data processing function interrupt enabled (RI: Receive Input)

SRTmE: Intelligent I/O group m special communication function interrupt enabled

IEkE: Intelligent I/O group 2 IEBus communication function interrupt enabled

CAN0kE: CAN0 communication function interrupt enabled CAN1kE: CAN1 communication function interrupt enabled

CAN1WUE: CAN1 wake-up interrupt enabled INTnE: INTn interrupt enabled

UpTE: UARTp transmit interrupt enabled

UpRE: UARTp receive interrupt enabled

-: Reserved bit. Set to 0

i = 1 to 11 j = 0 to 7k = 0 to 2m = 0.1n = 6 to 8

p = 5, 6q = 1, 2

Figure 11.19 IO0IE to IIO11IE Registers



^{2.} To use an interrupt request for interrupt, set the interrupt enabled bit r (r = 1 to 7) to 1 after setting the IRLT bit to 1.

To configure for intelligent I/O interrupts, use IIOiIE register (i = 0 to 11), IIOiIR register, and IIOiIC (CANjIC (j = 0 to 5)) register.

11.11.1 IIOiIE Register

• IRLT bit

Set to 1 to use interrupt requests from individual peripheral functions for interrupts. Set to 0 to use them for DMA or DMACII trigger sources.

• Interrupt enable bit

Set the interrupt enable bit corresponding to the interrupt to be used, to 1 (interrupt enabled) after setting

11.11.2 IIOiIR Register

the IRLT bit.

• Interrupt request flag

The interrupt request flag becomes 1 (interrupt requested) when an interrupt request is generated. This flag does not automatically become 0 when the interrupt request is acknowledged. Use AND or BCLR instruction to set it to 0 (interrupt not requested) in the interrupt routine. If any of these flags remains 1, the IR bit in the IIOiIC (CANjIC) register does not become 1 when an interrupt request is generated in the same register. (Interrupt does not occur.)

If an interrupt request is generated while writing a 0 to the corresponding interrupt flag, the flag may not be cleared to 0. In this case, keep writing a 0 until 0 is read.

11.11.3 IIOilC (CANjIC) Register

• IR bit

The IR bit in the IIOiIC register becomes 1 (interrupt requested), if all the enabled request flags in the corresponding IIOiIR register are set to 0, and an interrupt request corresponding to one of these flags is generated. The IR bit automatically becomes 0 when the interrupt is acknowledged.

Table 11.7 lists registers used for CAN interrupts, UART5 and UART6 transmit/receive interrupts, and INT6 to INT8 interrupts. Figure 11.20 shows an interrupt request bit timing with multiple interrupt sources. Figure 11.21 shows an interrupt routine example.

Table 11.7 Registers Used for CAN interrupts, UART5 and UART6 transmit/receive interrupts, and INT6 to INT8 interrupts

Interrupts s	hared with Intelligent I					
CAN Interrupt ⁽¹⁾	UART Transmit/receive	INT Interrupt	Registers to be Used ⁽²⁾			
CAN00	UART6 receive	INT6	IIO9IE	IIO9IR	IIO9IC (CAN0IC)	
CAN01	UART6 transmit	ĪNT7	IIO10IE	IIO10IR	IIO10IC (CAN1IC)	
CAN02	-	ĪNT8	IIO11IE	IIO11IR	IIO11IC (CAN2IC)	
CAN10	UART5 receive	-	IIO0IE	IIO0IR	IIO0IC (CAN3IC)	
CAN11	UART5 transmit	-	IIO1IE	IIO1IR	IIO1IC (CAN4IC)	
CAN12 CAN1 Wake-up	_	_	IIO5IE	IIO5IR	IIO5IC (CAN5IC)	

- 1. Only CAN00 to CAN02 interrupts can be used in M32C/87A. No CAN interrupt is provided in M32C/87B.
- 2. The IIO9IC register and the CAN0IC register share the same address. So do the IIO10IC register and CAN1IC register, the IIO11IC register and the CAN2IC register, the IIO0IC register and the CAN3IC register, the IIO1IC register and the CAN4IC register, and the IIO5IC register and the CAN5IC register.






Figure 11.20 Interrupt Request Bit Timing with Multiple Interrupt Sources




Figure 11.21 Interrupt Routine Example

12. Watchdog Timer

The watchdog timer is used to detect the program running improperly. The watchdog timer contains a 15-bit freerunning counter. If a write to the WDTS register is not performed due to a program running out of control, the freerunning counter underflows, which results in the watchdog timer interrupt generation or the MCU reset. When operating the watchdog timer, write to the WDTS register in a shorter cycle than the watchdog timer cycle in such as the main routine.

Tables 12.1 and 12.2 list specifications of the watchdog timer. Figure 12.1 shows a block diagram of the watchdog timer. Figures 12.2 and 12.3 show registers associated with the watchdog timer.

Table 12.1 Watchdog Timer Specifications (1/2)

Item	Specification
Count operation	The free-running counter decrements
Count start condition	Writing to the WDTS register: A write to the WDTS register initializes a free-running counter and the counter decrements from 7FFFh
When underflows	One of the following occurs (selectable using the CM06 bit in the CM0 register): • Watchdog timer interrupt generation ⁽¹⁾ • MCU reset
After underflows	The counter continues decrementing (when the watchdog timer interrupt is selected)
Read from watchdog timer	A read from bit 4 to bit 0 in the WDC register returns bit 14 to bit 10 of the free-running counter

NOTF:

Table 12.2 Watchdog Timer Specifications (2/2)

Item	Bit Setting and Specification						
PM22 bit in PM2 register ⁽¹⁾	0	0	0	1			
CM07 bit in CM0 register	0	0	1	0 or 1			
WDC7 bit in WDC register	0	1	0 or 1	0 or 1			
Clock source		CPU clock		On-chip oscillator			
	Clock divided b	y MCD register	Sub clock	On-chip oscillator			
Prescaler	Divide-by-16	Divide-by-128	Divide-by-2	not available			
Count source for counter	1 fCPU × 16	1 fCPU × 128	1 fCPU × 2	1 fROC			
Time-out period (formula) ⁽²⁾	1 fCPU × 524288	1 fCPU × 4194304	1 fCPU × 65536	1 fROC × 32768			
Time-out period (reference)	Approx. 16.4 ms fCPU = 32 MHz	Approx. 131.1 ms fCPU = 32 MHz	Approx. 2 s fCPU = 32 kHz	Approx. 32.8 ms fROC = 1 MHz			
Operation in wait mode, stop mode, and hold state		Operates ⁽³⁾					

fCPU: CPU clock frequency

fROC: On-chip oscillator clock frequency

- 1. Once the PM22 bit is set to 1, it cannot be set to 0 by a program.
- 2. Difference between the calculation result and actual period can be one count source cycle of the counter.
- 3. A write to the CM10 bit in the CM1 register is disabled. Writing a 1 has no effect and the MCU does not enter stop mode. The watchdog timer interrupt cannot be used to exit wait mode.

^{1.} The watchdog timer shares the same vector with the oscillation stop detection interrupt and Vdet4 detection interrupt. When using the watchdog timer interrupt simultaneously with these interrupts, determine whether the watchdog timer interrupt is generated by reading the D43 bit in the D4INT register in the interrupt routine.





Figure 12.1 Watchdog Timer Block Diagram



- 1. Set the CM0 register after the PRC0 bit in the PRCR register is set to 1 (write enable).
- 2. The BCLK, ALE, or "L" signal is output from the P5 3 in memory expansion mode or microprocessor mode. Port P5 3 does not function as an I/O port.
- 3. fC32 does not stop running.
- 4. To set the CM04 bit to 1, set bits PD8_7 and PD8_6 in the PD8 register to 00b (ports P8_6 and P8_7 in input mode) and the PU25 bit in the PUR2 register to 0 (not pulled up).
- 5. The CM05 bit stops the main clock oscillation when entering low-power consumption mode or on-chip oscillator low-power consumption mode. The CM05 bit cannot be used to determine whether the main clock stops or not. To stop the main clock oscillation, set the PLC07 bit in the PLC0 register to 0 and the CM05 bit to 1 after setting the CM07 bit to 1 or setting the CM21 bit in the CM2 register to 1 (on-chip oscillator clock)
 - When the CM05 bit is set to 1, the XOUT pin outputs "H". Since an on-chip feedback resistor remains ON, the XIN pin is pulled up to the XOUT pin via the feedback resistor.
- 6. When the CM05 bit is set to 1, bits MCD4 to MCD0 in the MCD register become 01000b (divide-by-8 mode). In on-chip oscillator mode, bits MCD4 to MCD0 do not become 01000b even if the CM05 bit is set to 1.
- 7. Once the CM06 bit is set to 1, it cannot be set to 0 by a program.
- 8. Change the CM07 bit setting from 0 to 1, after the CM04 bit is set to 1 and the sub clock oscillation stabilizes. Change the CM07 bit setting from 1 to 0, after the CM05 bit is set to 0 and the main clock oscillation stabilizes. Do not change the CM07 bit simultaneously with the CM04 or CM05 bit.
- 9. If the PM21 bit in the PM2 register is set to 1 (disables a clock change), a write to bits CM02, CM05, and CM07 has no effect.
- 10. When stop mode is entered, the CM03 bit becomes 1.

Figure 12.2 **CM0** Register




Figure 12.3 **WDC Register, WDTS Register**

13. DMAC

DMAC allows data to be sent to and from memory without involving the CPU. The M32C/87 Group (M32C/87, M32C/87A, M32C/87B) has four DMAC channels. DMAC transfers an 8- or 16-bit data from a source address to a destination address for each transfer request. DMA0 and DMA1 must be prioritized when using DMAC. DMA2 and DMA3 share the registers with the high-speed interrupts. The high-speed interrupts cannot be used when three or more DMAC channels are used.

The CPU and DMAC use the same data bus, but DMAC has a higher bus access privilege than the CPU. DMAC employing the cycle-steal method enables a high-speed operation from a transfer request to a completion of 16-bit (word) or 8-bit (byte) data transfer.

Figure 13.1 shows a mapping of DMAC-associated registers. Table 13.1 lists specifications of DMAC. Figures 13.2 to 13.6 show DMAC-associated registers. Figures 13.7 and 13.8 show register settings.

Because the registers shown in Figure 13.1 are allocated in the CPU, use the LDC instruction to set the registers.

To set registers DCT2, DCT3, DRC2, DRC3, DMA2, and DMA3, set the B flag to 1 (register bank 1) and write to registers R0 to R3, A0, and A1 with the MOV instruction.

To set registers DSA2 and DSA3, set the B flag to 1 and write to registers SB and FB with the LDC instruction. To set registers DRA2 and DRA3, write to registers SVP and VCT with the LDC instruction.




Figure 13.1 **Register Mapping for DMAC**

A software trigger or an interrupt request generated by individual peripheral functions can be the DMA transfer request source. Bits DSEL 4 to DSEL0 in the DMiSL register determine which source is selected. When a software trigger is selected, a DMA transfer is started by setting the DSR bit in the DMiSL register to 1. When a peripheral function interrupt request is selected, a DMA transfer is started by an interrupt request generation. The DMA transfer is performed even if interrupts are disabled by the I flag, IPL, or Interrupt Control Register, since DMAC is free from these affects. When an interrupt request (DMA request) is generated, the IR bit in the Interrupt Control Register becomes 1. The IR bit, however, does not become 0 even if the DMA transfer is performed.

Table 13.1 DMAC Specifications

Item		Specification					
Number of Channels		4 channels (cycle-steal method)					
Transfer men	nory space	 From a given address in a 16-Mbyte space to a fixed address in a 16-Mbyte space From a fixed address in a 16-Mbyte space to a given address in a 16-Mbyte space 					
Maximum byt	es transferred	128 Kbytes (when a 16-bit data is transferred) 64 Kbytes (when an 8-bit data is transferred)					
DMA request	source	 Falling edge or both edges of signals applied to pins INT0 to INT3 INT6 to INT8 interrupt requests Timer A0 to A4 interrupt requests Timer B0 to B5 interrupt requests UART0 to UART6 transmit/receive interrupt requests A/D0 interrupt request Intelligent I/O interrupt request CAN interrupt request⁽¹⁾ Software trigger 					
Channel prior	rity	DMA0 > DMA1 > DMA2 > DMA3 (DMA0 has the highest priority)					
Transfer unit		8 bits, 16 bits					
Transfer address		Fixed address: one specified address Incremented address: address which is incremented by a transfer unit on each successive access. (Source address and destination address cannot be both fixed nor both incremented.)					
Transfer	Single transfer	Transfer is completed when the DCTi register (i = 0 to 3) becomes 0000h					
mode	Repeat transfer	When the DCTi register becomes 0000h, values of the DRCi register are reloaded into the DCTi register and the DMA transfer continues.					
DMA interrup generation tin		When the DCTi register becomes from 0001h to 0000h, a DMA interrupt request is generated.					
DMA start	Single transfer	DMAC starts a data transfer when a DMA request is generated after bits MDi1 and MDi0 in the DMDj register (j = 0 to 1) are set to 01b (single transfer), while the DCTi register is set to 0001h or higher value.					
	Repeat transfer	DMAC starts a data transfer when a DMA request is generated after bits MDi1 and MDi0 are set to 11b (repeat transfer), while the DCTi register is set to 0001h or higher value.					
DMA stop	Single transfer	 When bits MDi1 and MDi0 are set to 00b (DMA disabled) When the DCTi register becomes 0000h (no DMA transfer) at completion of DMA transfer, or is set to 0000h by a program. 					
	Repeat transfer	 When bits MDi1 and MDi0 are set to 00b (DMA disabled) When the DCTi register becomes 0000h (no DMA transfer) at completion of DMA transfer, or is set to 0000h by a program while the DRCi register is 0000h. 					
Reload timing and DMAi	to registers DCTi	Values are reloaded when the DCTi register becomes from 0001h to 0000h in repeat transfer mode.					
DMA transfer	time	Between SFR area and internal RAM transfer: minimum 3 bus clock cycles					

NOTE:

Page 139 of 587

1. Only CAN00, CAN01, and CAN02 interrupt requests can be used for M32C/87A. Any CAN interrupt request cannot be used for M32C/87B.






Figure 13.2 **DM0SL to DM3SL Registers**

(Note 2) (Note 2)

Table 13.2 DMiSL Register (i = 0 to 3) Function

Setting Value			/alue			DMA Req	uest Source								
b4	b3	b2	b1	b0	DMA0 DMA1 DMA2 DMA3										
0	0	0	0	0	Software trigger	oftware trigger									
0	0	0	0	1	Falling edge of INT0	Falling edge of INT1	Falling edge of INT2	Falling edge of INT3 ⁽¹⁾							
0	0	0	1	0	Both edges of INT0	Both edges of INT1	Both edges of INT2	Both edges of INT3 ⁽¹⁾							
0	0	0	1	1	Timer A0 interrupt request	1	1	-							
0	0	1	0	0	Timer A1 interrupt request										
0	0	1	0	1	Timer A2 interrupt request										
0	0	1	1	0	Timer A3 interrupt request										
0	0	1	1	1	Timer A4 interrupt request										
0	1	0	0	0	Timer B0 interrupt request										
0	1	0	0	1	Timer B1 interrupt request										
0	1	0	1	0	Timer B2 interrupt request										
0	1	0	1	1	Timer B3 interrupt request										
0	1	1	0	0	Timer B4 interrupt request										
0	1	1	0	1	Timer B5 interrupt request										
0	1	1	1	0	UART0 transmit interrupt re	equest									
0	1	1	1	1	UART0 receive interrupt or	JART0 receive interrupt or ACK interrupt request ⁽³⁾									
1	0	0	0	0	UART1 transmit interrupt re	equest									
1	0	0	0	1	UART1 receive interrupt or	ACK interrupt request(3)									
1	0	0	1	0	UART2 transmit interrupt re	equest									
1	0	0	1	1	UART2 receive interrupt or	ACK interrupt request(3)									
1	0	1	0	0	UART3 transmit interrupt re	equest									
1	0	1	0	1	UART3 receive interrupt or	ACK interrupt request(3)									
1	0	1	1	0	UART4 transmit interrupt re	equest									
1	0	1	1	1	UART4 receive interrupt or	ACK interrupt request(3)									
1	1	0	0	0	A/D0 interrupt request										
1	1	0	0	1	Intelligent I/O interrupt 0 request ⁽⁴⁾	Intelligent I/O interrupt 7 request	Intelligent I/O interrupt 2 request	Intelligent I/O interrupt 9 request ⁽⁷⁾							
1	1	0	1	0	Intelligent I/O interrupt 1 request ⁽⁵⁾	Intelligent I/O interrupt 8 request	Intelligent I/O interrupt 3 request	Intelligent I/O interrupt 10 request ⁽⁸⁾							
1	1	0	1	1	Intelligent I/O interrupt 2 request	Intelligent I/O interrupt 9 request ⁽⁷⁾	Intelligent I/O interrupt 4 request	Intelligent I/O interrupt 11 request ⁽⁹⁾							
1	1	1	0	0	Intelligent I/O interrupt 3 request	Intelligent I/O interrupt 10 request ⁽⁸⁾	Intelligent I/O interrupt 5 request ⁽⁶⁾	Intelligent I/O interrupt 0 request ⁽⁴⁾							
1	1	1	0	1	Intelligent I/O interrupt 4 request	Intelligent I/O interrupt 11 request ⁽⁹⁾	Intelligent I/O interrupt 6 request	Intelligent I/O interrupt 1 request ⁽⁵⁾							
1	1	1	1	0	Intelligent I/O interrupt 5 request ⁽⁶⁾	Intelligent I/O interrupt 0 request ⁽⁴⁾	Intelligent I/O interrupt 7 request	Intelligent I/O interrupt 2 request							
1	1	1	1	1	Intelligent I/O interrupt 6 request	Intelligent I/O interrupt 1 request ⁽⁵⁾	Intelligent I/O interrupt 8 request	Intelligent I/O interrupt 3 request							

- 1. When the INT3 pin is used for data bus in memory expansion mode or microprocessor mode, a DMA3 interrupt request cannot be generated by an input signal to the $\overline{\text{INT3}}$ pin.
- The falling edge or both edges of input signal to the INTi pin can be a DMA request source. It is not affected by the INT interrupts (bits POL and LVS in the INTilC register, the IFSR register) and vice versa.
- 3. To switch between the UARTj receive interrupt and ACK interrupt (j = 0 to 4), use the IICM bit in the UiSMR register and IICM2 bit on the UiSMR2 register. To use the ACK interrupt, set the IICM bit to 1 (I2C mode) and the IICM2 bit to 0 (NACK/ACK interrupt).
- 4. The same setting is used for a CAN10 interrupt request and a UART5 receive interrupt request.
- 5. The same setting is used for a CAN11 interrupt request and a UART5 transmit interrupt request.
- 6. The same setting is used for a CAN12 interrupt request.
- The same setting is used for a CAN00 interrupt request, an INT6 interrupt request, and a UART6 receive interrupt request.
- 8. The same setting is used for a CAN01 interrupt request, an INT7 interrupt request, and a UART6 transmit interrupt request.
- 9. The same setting is used for a CAN02 interrupt request and INT8 interrupt request.




DMAi Memory Address Register (i = 0 to 3) Symbol Address After Reset DMA0⁽²⁾ (CPU internal register) XXXXXXh DMA1(2) (CPU internal register) XXXXXXh DMA2 (bank1:A0)(3) (CPU internal register) 000000h DMA3 (bank1:A1)(4) (CPU internal register) 000000h Setting Range RW Function 000000h to FFFFFh Set an incremented source address or incremented destination RW address(1) (16 Mbytes)

NOTES:

- 1. When the RWk bit (k = 0 to 3) in the DMDj register (j = 0, 1) is set to 0 (fixed address to incremented address), a destination address is selected. When the RWk bit is set to 1 (incremented address to fixed address), a source address is selected.
- 2. Use the LDC instruction to set registers DMA0 and DMA1.
- 3. To set the DMA2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the A0 register.
- 4. To set the DMA3 register, set the B flag to 1 and write to the A1 register.


DMAi SFR Address Register (i = 0 to 3)



- 1. When the RWk bit (k = 0 to 3) in the DMDj register (j = 0, 1) is set to 0 (fixed address to incremented address), a source address is selected. When the RWk bit is set to 1 (incremented address to fixed address), a destination address is selected.
- 2. Use the LDC instruction to set registers DSA0 and DSA1.
- 3. To set the DSA2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the SB register using the LDC
- 4. To set the DSA3 register, set the B flag to 1 and write to the FB register using the LDC instruction.

Figure 13.3 DMA0 to DMA3 Registers, DSA0 to DSA3 Registers


DMAi Memory Address Reload Register⁽¹⁾ (i = 0 to 3)



NOTES:

- 1. Use the LDC instruction to set registers DRA0 to DRA3.
- 2. To set the DRA2 register, write to the SVP register.
- 3. To set the DRA3 register, write to the VCT register.


DMAi Transfer Count Register (i = 0 to 3)



NOTES:

- 1. When the DCTi register is set to 0000h, no data transfer occurs regardless of a DMA request generation.
- 2. Use the LDC instruction to set registers DCT0 and DCT1.
- 3. To set the DCT2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the R0 register.
- 4. To set the DCT3 register, set the B flag to 1 and write to the R1 register.

DMAi Transfer Count Reload Register (i = 0 to 3)



- 1. Use the LDC instruction to set registers DRC0 and DRC1.
- 2. To set the DRC2 register, set the B flag in the FLG register to 1 (register bank 1) and write to the R2 register.
- 3. To set the DRC3 register, set the B flag to 1 and write to the R3 register.

Figure 13.4 DRA0 to DRA3 Registers, DCT0 to DCT3 Registers, DRC0 to DRC3 Registers






Figure 13.5 **DMD0** Register




Figure 13.6 **DMD1** Register




Figure 13.7 Register Settings When Using DMA0 or DMA1




Figure 13.8 **Register Settings When Using DMA2 or DMA3**

13.1 Transfer Cycles

address.

The transfer cycle is composed of bus cycles to read data from source address (source read) and bus cycles to write data to destination address (destination write). The number of read and write bus cycles depends on the locations of source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on DS register setting. Software wait state insertion and the \overline{RDY} signal can extend the number of the bus cycles.

13.1.1 Effect of Source and Destination Addresses

When a 16-bit data is transferred with a 16-bit data bus and a source address starts with an odd address, the source-read cycle is added by one bus cycle, compared to a source address starting with an even address. When a 16-bit data is transferred with a 16-bit data bus and a destination address starts with an odd address, the destination-write cycle is added by one bus cycle, compared to a destination address starting with an even

13.1.2 Effect of the DS Register

In an external space in memory expansion mode and microprocessor mode, the transfer cycle varies depending on the data bus width of the source and destination addresses. See **Figure 8.1** for details about the DS register.

- When a 16-bit data is transferred accessing both source address and destination address with an 8-bit data bus (the DSi bit in the DS register is set to 0 (i = 0 to 3)), an 8-bit data will be transferred twice. Therefore, two bus cycles are required for reading and another two bus cycles for writing.
- When a 16-bit data is transferred accessing a source address with an 8-bit data bus (the DSi bit is set to 0) and a destination address with a 16-bit data bus, an 8-bit data will be read twice but be written once as 16-bit data. Therefore, two bus cycles are required for reading and one bus cycle for writing.
- When a 16-bit data is transferred accessing a source address with a 16-bit data bus (the DSi bit is set to 1) and a destination address with an 8-bit data bus, a 16-bit data will be read once and an 8-bit data will be written twice. Therefore, one bus cycle is required for reading and two bus cycles for writing.

13.1.3 Effect of Software Wait State

When accessing the SFR area or memory space that requires wait states, the number of bus clocks (BCLK) is increased by software wait states.

13.1.4 Effect of the RDY Signal

In memory expansion mode and microprocessor mode, the \overline{RDY} signal affects the number of the bus cycles if a source address or destination address is in an external space. Refer to **8.2.6** \overline{RDY} Signal for details.



13.2 DMA Transfer Time

The DMA transfer time can be calculated as follows. (in terms of bus clock)

Table 13.3 lists the number of the source read cycle and destination write cycle. Table 13.4 lists coefficient j, k (the number of bus clock).

Transfer time = source read bus cycle \times j + destination write bus cycle \times k

Table 13.3 Source Read Cycle and Destination Write Cycle

Transfer Unit	Bus Width	Access	Accessing In	ternal Space	Accessing External Space		
Transier Offic	Bus Width	Address	Read Cycle	Write Cycle	Read Cycle	Write Cycle	
8-bit transfer	16 bits	Even	1	1	1	1	
(BWi bit in the DMDp register = 0)		Odd	1	1	1	1	
register – 0)	8 bits	Even	ı	-	1	1	
		Odd	_	_	1	1	
16-bit transfer	16 bits	Even	1	1	1	1	
(BWi bit = 1)		Odd	2	2	2	2	
	8 bits	Even	ı	ı	2	2	
		Odd		_	2	2	

i=0 to 3, p=0 and 1

Table 13.4 Coefficient j, k

	Internal Space		External Space			
Internal ROM or internal RAM	Internal ROM or internal RAM	SFR area	and k BCLK cycles shown in Table 8.6 (j, k = 2 to 9).			
with no wait state j=1 k=1	with wait state j=2 k=2	j=2 k=2	Add one cycle to j or k cycles when inserting a recovery cycle			

13.3 Channel Priority and DMA Transfer Timing

When multiple DMA requests are generated in the same sampling period (between a falling edge of the BCLK and the next falling edge), the corresponding DRQ bits in the DMiSL register (i = 0 to 3) are set to 1 (requested) simultaneously. Channel priority in this case is: DMA0 > DMA1 > DMA2 > DMA3. Leave the following period between each DMA transfer request generation on the same channel.


DMA request interval ≥ (number of channels set for DMA transfer - 1) × 5 BCLK cycles

Described in the following is the operation when DMA0 and DMA1 requests are generated in the same sampling period. Figure 13.9 shows an example of DMA transfers triggered by the $\overline{\text{INT}}$ interrupts.

In Figure 13.9, DMA0 and DMA1 requests are generated simultaneously. A DMA0 request having higher priority is acknowledged first to start a transfer. After one DMA0 transfer is completed, the DMAC returns ownership of the bus to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, bus ownership is again returned to the CPU.

DMA requests cannot be counted up since each channel has one DRQ bit. Even if multiple DMA1 requests are generated before receiving bus ownership as shown in Figure 13.9, the DRQ bit is set to 0 as soon as bus ownership is acquired. Bus ownership is returned to the CPU after one transfer is completed.





DMA Transfers Triggered by INT Interrupt Requests Figure 13.9

14. DMACII

DMACII performs memory-to-memory transfer, immediate data transfer, and calculation transfer which transfers a result of the addition of two data. DMACII transfer occurs in response to interrupt requests from the peripheral functions.

Table 14.1 lists specifications of DMACII.

Table 14.1 DMACII Specifications

Item	Specification
DMACII request source	Interrupt requests generated by any peripheral functions with bits ILVL2 to ILVL0 in the Interrupt Control Register set to 111b (level 7)
Transfer data	- Data in a memory location is transferred to another memory location (memory-to-memory transfer) - Immediate data is transferred to a memory location (immediate data transfer) - Data in a memory location (or immediate data) + data in another memory location is transferred to the other memory location (calculation transfer)
Transfer unit	8 bits or 16 bits
Transfer space	64-Kbyte space in addresses 00000h to 0FFFFh(1)(2)
Transfer address	Fixed address: one specified address Incremented address: address which is incremented by the transfer unit on each successive access. (Selectable for source address and destination address individually)
Transfer mode	Single transfer, burst transfer, multiple transfer
Chain transfer function	Address indicated by an interrupt vector for DMACII index is replaced when a transfer counter reaches zero
End-of-transfer interrupt	Interrupt occurs when a transfer counter reaches zero

NOTES:

- 1. When a destination address is 0FFFFh and a 16-bit data is transferred, it is transferred to addresses 0FFFFh and 10000h. Likewise, when a source address is 0FFFFh, a 16-bit data in addresses 0FFFFh and 10000h is transferred to a given destination address.
- 2. The actual transferable space varies depending on internal RAM capacity.

14.1 DMACII Settings


Set up the following registers and tables to activate DMACII.

- RLVL register
- DMACII Index
- Interrupt Control Register of the peripheral functions triggering DMACII requests
- The relocatable vector table of the peripheral functions triggering DMACII requests
- IRLT bit in the IIOiIE register (i = 0 to 11) if using the intelligent I/O interrupt, CAN interrupt, \overline{INTj} interrupt (j = 6 to 8), UARTk (k = 5, 6) transmit, or UARTk receive interrupt. Refer to 11. Interrupts for details on the IIOiIE register.

14.1.1 RLVL Register

When the DMAII bit is set to 1 (interrupt priority level 7 is used for DMACII transfer) and the FSIT bit to 0 (interrupt priority level 7 is used for normal interrupt), DMACII is activated by an interrupt request from any peripheral functions with bits ILVL2 to ILVL0 in the Interrupt Control Register set to 111b (level 7). Figure 14.1 shows the RLVL register.





- 1. The MCU exits stop or wait mode when an interrupt priority level of a requested interrupt is higher than a level set using bits RLVL2 to RLVL0. Set bits RLVL2 to RLVL0 to the same value as IPL in the FLG register.
- 2. Do not set both the FSIT and DMAII bits to 1. Set either the FSIT bit or the DMAII bit to 1 before setting bits ILVL2 to ILVL0 in the Interrupt Control Register to 111b.
- 3. Only one interrupt can have the interrupt priority level 7 when selecting the high-speed interrupt.
- 4. The DMAII bit is undefined after reset. To use interrupt priority level 7 for an interrupt, set it to 0 before setting the Interrupt Control Register.

Figure 14.1 **RLVL Register**

14.1.2 DMACII Index

The DMACII index is an 8- to 32-byte data table, which stores parameters for transfer mode, transfer counter, source address (or immediate data), operation address as an address to be calculated, destination address, chain transfer address, and end-of-transfer interrupt address.

The DMACII index must be located on the RAM area.

Figure 14.2 shows a configuration of the DMACII index. Table 14.2 lists an example configuration of the DMACII index.




Figure 14.2 DMACII Index

Details of the DMACII index are described below. Set these parameters in the specified order listed in Table 14.2, depending on DMACII transfer mode.

• Transfer mode (MOD)

MOD is two-byte data and required to set transfer mode. Figure 14.3 shows a configuration for transfer mode.

• Transfer counter (COUNT)

COUNT is two-byte data and required to set the number of transfer.

• Transfer source address (SADR)

SADR is two-byte data and required to set a source memory address or immediate data.

Operation address (OADR)

OADR is two-byte data and required to set a memory address to be calculated. Set this data only when using the calculation transfer function.

• Transfer destination address (DADR)

DADR is two-byte data and required to set a destination memory address.

• Chain transfer address (CADR)

CADR is four-byte data and required to set the starting address of the DMACII index for the next transfer. Set this data only when using the chain transfer function.

• End-of-transfer interrupt address (IADR)

IADR is four-byte data and required to set a jump address for end-of-transfer interrupt processing. Set this data only when using the end-of-transfer interrupt.

The abbreviations shown in parentheses() for each parameter are used in this section.



Table 14.2 DMACII Index Configuration in Transfer Mode

Transfer data			mory Transfer/ ata Transfer		Calculation Transfer				Multiple Transfer
Chain transfer	Not used	Used	Not used	Used	Not used	Used	Not used	Used	Cannot used
End-of- Transfer Interrupt	Not used	Not used	Used	Used	Not used	Not used	Used	Used	Cannot used
DMAC II index	MOD COUNT SADR DADR 8 bytes	MOD COUNT SADR DADR CADR0 CADR1 12 bytes	MOD COUNT SADR DADR IADR0 IADR1 12 bytes	MOD COUNT SADR DADR CADR0 CADR1 IADR0 IADR1 16 bytes	MOD COUNT SADR OADR DADR 10 bytes	MOD COUNT SADR OADR DADR CADR0 CADR1 14 bytes	MOD COUNT SADR OADR DADR IADR0 IADR1 14 bytes	MOD COUNT SADR OADR DADR CADR0 CADR1 IADR0 IADR1 18 bytes	MOD COUNT SADR1 DADR1 SADRi DADRi i = 1 to 7 max. 32 bytes (when i = 7)




Figure 14.3 MOD

14.1.3 Interrupt Control Register for the Peripheral Function

To use the peripheral function interrupt as a DMACII request source, set bits ILVL2 to ILVL0 to 111b (level 7).

14.1.4 Relocatable Vector Table for the Peripheral Function

Set the starting address of the DMACII index in an interrupt vector for the peripheral function interrupt used as a DMACII request source. When using the chain transfer, the relocatable vector table must be located in the RAM.

14.1.5 IRLT Bit in the IIOiIE Register (i = 0 to 11)

When the intelligent I/O interrupt, CAN interrupt, \overline{INTj} interrupt (j = 6 to 8), UARTk (k = 5, 6) transmit interrupt, or UARTk receive interrupt is used to activate DMACII, set the IRLT bit in the corresponding IIOiIE register (i = 0 to 11) to 0 (interrupt request is used for DMAC, DMACII).

14.2 DMACII Performance

The DMACII function is selected by setting the DMAII bit to 1 (interrupt priority level 7 is used for DMACII transfer). DMACII transfer request is generated by interrupt requests from any peripheral function with bits ILVL2 to ILVL0 set to 111b (level 7). These peripheral function interrupt requests are used as DMACII transfer requests and the peripheral function interrupts cannot be used.

When an interrupt request with bits ILVL2 to ILVL0 set to 111b (level 7) is generated, DMACII is activated regardless of the I flag and IPL settings.

14.3 Transfer Data

DMACII transfers data in 8-bit units or 16-bit units.

- Memory-to-memory transfer: data is transferred from a given memory location in the 64-Kbyte space (addresses 00000h to 0FFFFh) to another given memory location in the same space.
- Immediate data transfer: immediate data is transferred to a given memory location in the 64-Kbyte space.
- Calculation transfer: two 8-bit or two 16-bit data are added together and the result is transferred to a given memory location in the 64-Kbyte space.

When a 16-bit data is transferred to a destination address 0FFFFh, it is transferred to addresses 0FFFFh and 10000h. Likewise, when a source address is 0FFFFh, a 16-bit data in addresses 0FFFFh and 10000h is transferred to a given destination address.

The actual transferable space varies depending on internal RAM capacity. Refer to **Figure 3.1** for the internal memory.

14.3.1 Memory-to-memory Transfer

Data transfer between any two memory locations in the 64-Kbyte space can be:

- a transfer from a fixed address to another fixed address;
- a transfer from a fixed address to an incremented address;
- a transfer from an incremented address to a fixed address;
- a transfer from an incremented address to another incremented address.

When an incremented address is selected, DMACII increments an address after every transfer for the following transfer. In a 8-bit data transfer, a transfer address is incremented by one. In a 16-bit data transfer, a transfer address is incremented by two.

When a source or destination address exceeds 0FFFFh as a result of address incrementation, the source or destination address returns to 00000h and continues incrementation. Maintain source and destination address at 0FFFFh or below.



14.3.2 Immediate Data Transfer

DMACII transfers immediate data to a given memory location. A fixed or incremented address can be selected as a destination address. Store immediate data into SADR. To transfer an 8-bit immediate data, write data in the low-order byte of SADR. (The high-order byte is ignored.)

14.3.3 Calculation Transfer

After two memory data, or an immediate data and a memory data, are added together, DMACII transfers the calculated result to a given memory location. Set a memory address or immediate data to be calculated in SADR. Set another memory address to be calculated in OADR. To use a "memory + memory" calculation transfer, a fixed or incremented address can be selected as a source or destination address. If a source address is incremented, an operation address also becomes incremented. To use an "immediate data + memory" calculation transfer, a fixed or incremented address can be selected as a destination address.

14.4 Transfer Modes

In DMACII, a single transfer, burst transfer, and multiple transfer are available. The BRST bit in MOD selects either a single transfer or burst transfer, and the MULT bit in MOD selects a multiple transfer. COUNT determines how many transfers occur. No transfer occurs when COUNT is set to 0000h.

14.4.1 Single Transfer

For one transfer request, DMACII transfers an 8-bit or 16-bit data once. When an incremented address is selected for a source or destination address, DMACII increments the address after every transfer for the following transfer.

COUNT is decremented every time a transfer occurs. If using the end-of-transfer interrupt, an interrupt occurs when COUNT reaches zero.

14.4.2 Burst Transfer

For one transfer request, DMACII continuously transfers data the number of times determined by COUNT. COUNT is decremented every time DMACII transfers one transfer unit, and when it reaches zero, a burst transfer is completed. If using the end-of-transfer interrupt, an interrupt occurs at the end of the burst transfer. While the burst transfer is taking place, no interrupt can be acknowledged.

14.4.3 Multiple Transfer

When using the multiple transfer, select the memory-to-memory transfer. For one transfer request, DMACII transfers data multiple times. Bits CNT2 to CNT0 in MOD selects the number of transfers from 001b (once) to 111b (7 times). Do not set bits CNT2 to CNT0 to 000b.

Source and destination addresses enough for all transfers must be allocated alternately in addresses following MOD and COUNT in DMACII index.

While the transfers are taking place the number of times set using bits CNT2 to CNT0, no interrupt can be acknowledged. When the multiple transfer is selected, a calculation transfer, burst transfer, chain transfer, and end-of-transfer interrupt cannot be used.

14.5 Chain Transfer

The chain transfer can be selected with the CHAIN bit in MOD.

The chain transfer is performed as follows.

- (1) Transfer occurs in response to an interrupt request from a peripheral function and is performed according to the contents of the DMACII index at the address specified by the interrupt vector. For one transfer request, either a single transfer or burst transfer selected by the BRST bit in MOD occurs.
- (2) When COUNT reaches zero, the interrupt vector in (1) is replaced with the address written in CADR1 and CADR0. The end-of-transfer interrupt occurs after the replacement, if the INTE bit in MOD is set to 1.
- (3) When the next DMACII transfer request is generated, the transfer is performed according to the contents of the DMACII index specified by the interrupt vector which has been replaced in (2).

Figure 14.4 shows the relocatable vector and DMACII index when using the chain transfer. For the chain transfer, the relocatable vector table must be located in the RAM.




Figure 14.4 Relocatable Vector and DMACII Index When using the Chain Transfer

14.6 End-of-Transfer Interrupt

The end-of-transfer interrupt can be selected with the INTE bit in MOD. Set the starting address of the end-of-transfer interrupt routine in IADR1 and IADR0. The end-of-transfer interrupt occurs when COUNT reaches zero.

Page 157 of 587

14.7 Execution Time

DMACII execution time is calculated by the following equations (single-speed mode):

```
Multiple transfers: t [bus clock] = 21+ (11 + b + c) × k

Other than multiple transfers: t [bus clock] = 6 + (26 + a + b + c + d) × m + (4 + e) × n

a: If IMM = 0 (source is immediate data), a = 0; if IMM = 1 (source is data in memory location), a = -1.

b: If UPDS = 1 (source address is incremented), b = 0; if UPDS = 0 (source address is fixed), b = 1.

c: If UPDD = 1 (destination address is incremented), c = 0; if UPDD = 0 (destination address is fixed), c = 1.

d: If OPER = 0 (calculation function is not selected), d = 0;
 if OPER = 1 (calculation function is selected) and UPDS = 0 (source is immediate data or fixed address in memory location), d = 7;
 if OPER = 1 (calculation function is selected) and UPDS = 1 (source is incremented address in memory location), d = 8.

e: If CHAIN = 0 (chain transfer is not selected), e = 0; if CHAIN = 1 (chain transfer is selected), e = 4.

m: If BRST = 0 (single transfer), m = 1; if BRST = 1 (burst transfer), m = a value set in COUNT.

n: If COUNT = 1, n = 0; if COUNT = 2 or more, n = 1.

k: The number of transfers set in bits CNT2 to CNT0 in MOD.
```

The above equations are approximations. The execution time varies depending on CPU state, bus wait states, and DMACII index allocation.

The first instruction of the end-of-transfer interrupt routine is executed in the eighth bus clock after the DMACII transfer is completed.




Figure 14.5 Transfer Time

When a DMACII transfer request is generated simultaneously with another request having a higher priority (e.g., NMI or watchdog timer), the interrupt with higher priority is acknowledged first, and the pending DMACII transfer starts after the interrupt sequence of the higher priority interrupt has been completed.



15. Timers

The M32C/87 Group (M32C/87, M32C/87A, M32C/87B) has eleven 16-bit timers, and they are separated into five timer A and six timer B based on their functions. Individual timers function independently. The count source for each timer is used to operate the timer for counting and reloading, etc.

Figures 15.1 and 15.2 show block diagrams of timer A and timer B configurations.




Figure 15.1 Timer A Configuration




Figure 15.2 **Timer B Configuration**

15.1 Timer A

Timer A contains the following four modes. Except in event counter mode, all timers A0 to A4 have the same functionality. Bits TMOD1 and TMOD0 in the TAiMR register (i = 0 to 4) determine which mode is used.

- Timer mode: The timer counts the internal count source.
- Event counter mode: The timer counts overflow/underflow signal of another timer or the external pulses.
- One-shot timer mode: The timer operates only once for one trigger.
- Pulse width modulation mode: The timer continuously outputs given pulse widths.

Figure 15.3 shows a block diagram of timer A. Figures 15.4 to 15.13 show the registers associated with timer A. Table 15.1 lists TAiOUT pin settings to use in output mode. Table 15.2 lists TAiIN and TAiOUT pin settings to use in input mode.




Figure 15.3 Timer A Block Diagram




Figure 15.4 **TCSPR** Register





Figure 15.5 **TA0MR to TA4MR Registers in Timer Mode**



- 1. Bits TAiTGH and TAiTGL in the ONSF or TRGSR register determine a count source in event counter mode.
- 2. The MR1 bit is enabled only when counting external signals.
- 3. The counter decrements when an "L" signal is applied to the TAiOUT pin. The counter increments when an "H" signal is applied to the TAiOUT pin.
- 4. The TCK1 bit is enabled only in the TA3MR register. The TCK1 bit in registers TA0MR to TA2MR and TA4MR are disabled.
- 5. For two-phase pulse signal processing, set the TAjP bit in the UDF register (j = 2 to 4) to 1 (two-phase pulse signal processing function enabled). Also, set bits TAjTGH and TAjTGL in the TRGSR register to 00b (input to the TAjIN pin).

Figure 15.6 **TA0MR to TA4MR Registers in Event Counter Mode**




Figure 15.7 **TA0MR to TA4MR Registers in One-Shot Timer Mode**






Figure 15.8 TA0MR to TA4MR Registers in Pulse Width Modulation Mode



fj: f1, f8, f2n, fC32 NOTES:

- 1. Read and write this register in 16-bit units.
- 2. The TAi register counts external pulses or another timer overflows or underflows.
- 3. Read-modify-write instructions cannot be used to set the TAi register. Refer to Usage Notes for details.
- 4. When the TAi register is set to 0000h, the counter does not start and a timer Ai interrupt request is not generated.
- 5. When the TAi register is set to 0000h, the pulse width modulator does not operate and the TAiOUT pin output is held "L". A timer Ai interrupt request is not generated. When the TAi register is set to FFFFh, the pulse width modulator does not operate and the TAiOUT pin output is held "H". A timer Ai interrupt request is not generated.
- 6. When 8 high-order bits are set to 00h, the pulse width modulator does not operate and the TAiOUT pin output is held "L". A timer Ai interrupt request is not generated. When 8 high-order bits are set to FFh, the pulse width modulator does not operate and the TAiOUT pin output is held "H". A timer Ai interrupt request is not generated.

Figure 15.9 TA0 to TA4 Registers



3. Set these bits to 0 when not using the two-phase pulse signal processing function.

Figure 15.10 UDF Register




Figure 15.11 TRGSR Register




Figure 15.12 TABSR Register




Figure 15.13 ONSF Register

Table 15.1 TAiOUT Pin Settings in Output Mode (i = 0 to 4)

			Bit Setting	
Port	Function	PSC Register	PSL1, PSL2 Registers	PS1, PS2 Registers ⁽¹⁾
		rtegiotei	rtegiotere	rtegiotere
P7_0 ⁽²⁾	TA0OUT	_	PSL1_0 = 1	PS1_0 = 1
P7_2	TA1OUT	_	PSL1_2 = 1	PS1_2 = 1
P7_4	TA2OUT	PSC_4 = 0	PSL1_4 = 0	PS1_4 = 1
P7_6	TA3OUT	-	PSL1_6 = 1	PS1_6 = 1
P8_0	TA4OUT	_	PSL2_0 = 0	PS2_0 = 1

- 1. Set registers PS1 and PS2 after setting registers PSC, PSL1, and PSL2.
- 2. P7_0 is an N-channel open drain output port.

TAilN and TAiOUT Pin Settings in Input Mode (i = 0 to 4) **Table 15.2**

		Bit Setting	
Port	Function	PD7, PD8 Registers	PS1, PS2 Registers
P7_0	TA0OUT	PD7_0 = 0	PS1_0 = 0
P7_1	TA0IN	PD7_1 = 0	PS1_1 = 0
P7_2	TA1OUT	PD7_2 = 0	PS1_2 = 0
P7_3	TA1IN	PD7_3 = 0	PS1_3 = 0
P7_4	TA2OUT	PD7_4 = 0	PS1_4 = 0
P7_5	TA2IN	PD7_5 = 0	PS1_5 = 0
P7_6	TA3OUT	PD7_6 = 0	PS1_6 = 0
P7_7	TA3IN	PD7_7 = 0	PS1_7 = 0
P8_0	TA4OUT	PD8_0 = 0	PS2_0 = 0
P8_1	TA4IN	PD8_1 = 0	PS2_1 = 0

15.1.1 Timer Mode

In timer mode, the timer counts an internally generated count source. Table 15.3 lists specifications of timer mode. Figure 15.14 shows a timer mode operation (Timer A).

Table 15.3 Specifications of Timer Mode

Item	Specification	
Count source	f1, f8, f2n ⁽¹⁾ , fC32	
Count operation	Counter decrements When the timer underflows, the contents of the reload register are reloaded into the counter and the count continues.	
Counter cycle	n + 1 fj: count source frequency n: setting value of the TAi register (i = 0 to 4), 0000h to FFFFh	
Count start condition	The TAiS bit in the TABSR register is set to 1 (count starts)	
Count stop condition	The TAiS bit is set to 0 (count stops)	
Interrupt request generation timing	When the timer underflows	
TAilN pin function	Input for gate function	
TAiOUT pin function	Pulse output	
Read from timer	A read from the TAi register returns a counter value	
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾ 	
Selectable function	 Gate function A signal applied to the TAilN pin determines whether the count starts or stops. Pulse output function The polarity of the TAiOUT pin is inverted whenever the timer underflows. The TAiOUT pin outputs an "L" signal while the TAiS bit is 0 (count stops). 	

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one or more count source cycles to write after the count starts.




Figure 15.14 Operation in Timer Mode (Timer A)

15.1.2 Event Counter Mode

In event counter mode, the timer counts overflows/underflows of another timer, or the external pulse input. Timers A2, A3, and A4 can count externally generated two-phase signals.

Table 15.4 lists specifications of event counter mode when not handling two-phase pulse signals.

Table 15.5 lists specifications of event counter mode when handling two-phase pulse signals with timers A2, A3, and A4. Figure 15.15 shows a event counter mode operation when not handling two-phase pulse signals. Figure 15.16 shows a event counter mode operation when handling two-phase pulse signals with timers A2, A3, and A4.

Table 15.4 Specifications of Event Counter Mode When Not Handling Two-Phase Pulse Signals

Item	Specification
Count source	 External signal applied to the TAilN pin (i = 0 to 4) (valid edge is selectable by a program) Timer B2 overflows or underflows Timer Aj overflows or underflows (j = i - 1, except j = 4 if i = 0) Timer Ak overflows or underflows (k = i + 1 except k = 0 if i = 4)
Count operation	Count direction (increment or decrement) can be selected by external signal or by a program. Reload/Free-run type can be selected. Reload function: The contents of the reload register are reloaded into the counter and the count continues when the timer underflows or overflows. Free-running function: The counter continues running without reloading when the timer underflows or overflows.
Number of counting	(FFFFh - n + 1): when incrementing n + 1: when decrementing n: setting value of the TAi register, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR register is set to 1 (count starts)
Count stop condition	The TAiS bit is set to 0 (count stops)
Interrupt request generation timing	When the timer overflows or underflows
TAilN pin function	Count source input
TAiOUT pin function	Pulse output, or input to select the count direction
Read from timer	A read from the TAi register returns a counter value
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽¹⁾
Selectable function	Pulse output function The polarity of the TAiOUT pin is inverted whenever the timer overflows or underflows. The TAiOUT pin outputs "L" signal while the TAiS bit is 0 (count stops).

NOTE:

1. Wait for one or more count source cycles to write after the count starts.




Figure 15.15 Operation in Event Counter Mode When Not Handling Two-Phase Pulse Signals

Table 15.5 Specifications of Event Counter Mode When Handling Two-Phase Pulse Signals on Timers A2, A3, and A4

Item	Specification
Count source	Two-phase pulse signals applied to pins TAilN and TAiOUT (i = 2 to 4)
Count operation	Count direction (increment or decrement) is set by a two-phase pulse signal. Reload/Free-run type can be selected. Reload function: The contents of the reload register are reloaded into the counter and the count continues when the timer underflows or overflows. Free-running function: The counter continues running without reloading when the timer underflows or overflows.
Number of counting	(FFFFh - n + 1): when incrementing n + 1: for decrementing n: setting value of the TAi register, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR Register is set to 1 (count starts)
Count stop condition	The TAiS bit is set to 0 (count stops)
Interrupt request generation timing	When the timer overflows or underflows
TAilN pin function	Two-phase pulse input
TAiOUT pin function	Two-phase pulse input
Read from timer	A read from the TAi register returns a counter value
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽¹⁾
Selectable function ⁽²⁾	 Normal processing operation (Timers A2 and A3) While a high-level ("H") signal is applied to the TAjOUT pin (j = 2, 3), the timer increments a counter value at the rising edge of the TAjIN pin or decrements a counter value at the falling edge. Multiply-by-4 processing operation (Timers A3 and A4) The timer increments the counter value in the following timings: -at the rising edge of TAkIN while TAkOUT is "H" (k = 3, 4) -at the falling edge of TAkOUT while TAKIN is "L" -at the rising edge of TAKOUT while TAKIN is "H" The timer decrements the counter in the following timings: -at the rising edge of TAKIN while TAKOUT is "L" -at the falling edge of TAKIN while TAKOUT is "H" -at the falling edge of TAKOUT while TAKIN is "H" -at the rising edge of TAKOUT while TAKIN is "H" -at the falling edge of TAKOUT while TAKIN is "H"

- 1. Wait for one or more count source cycles to write after the count starts.
- 2. Any operation can be selected for timer A3. Timer A2 is used only for the normal processing operation. Timer A4 is used only for the multiply-by-4 operation.




Figure 15.16 Operation in Event Counter Mode When Handling Two-Phase Pulse Signals on Timers A2, A3, and A4

15.1.2.1 Counter Reset by Two-Phase Pulse Signal Processing

The counter value of timer can be set to 0 by a Z-phase pulse signal input (counter reset) when processing two-phase pulse signals.

This function can be used when all the following conditions are met; timer A3 event counter mode, two-phase pulse signal processing, free-running count operation type, and multiply-by-4 processing. The Z-phase pulse signal is applied to the $\overline{\text{INT2}}$ pin.

When the TAZIE bit in the ONSF register is set to 1 (Z-phase input enabled), Z-phase pulse input is enabled to reset the counter. To reset the counter by a Z-phase pulse input, set the TA3 register to 0000h beforehand.

A Z-phase pulse input is enabled when the edge of a signal applied to the $\overline{\text{INT2}}$ pin is detected. The POL bit in the INT2IC register can determine the edge polarity. The Z-phase pulse must have a pulse width of one or more timer A3 count source cycles. Figure 15.17 shows relations between two-phase pulses (A-phase and B-phase) and the Z-phase pulse.

Z-phase pulse input resets the counter in the next count source timing followed a Z-phase pulse input.

A timer A3 interrupt request is generated twice in a row if a timer A3 overflow or underflow, and the counter reset by an $\overline{\text{INT2}}$ input occur at the same time. Do not generate a timer A3 interrupt request when this function is used.




Figure 15.17 Relations between Two-Phase Pulses (A-Phase and B-Phase) and Z-Phase Pulse

15.1.3 One-Shot Timer Mode

When a trigger occurs, the counter decrements until underflows. Then, the counter is reloaded and stops until the next trigger occurs.

Table 15.6 lists specifications of one-shot timer mode. Figure 15.18 shows a one-shot timer mode operation.

Table 15.6 Specifications of One-Shot Timer Mode

Item	Specification	
Count source	f1, f8, f2n ⁽¹⁾ , fC32	
Count operation	Counter decrements When the counter reaches 0000h, the counter is reloaded and stops until the next trigger occurs. If a trigger occurs while counting, the contents of the reload register are reloaded into the counter and the count continues.	
Number of counting	n times n: setting value of the TAi register (i = 0 to 4), 0000h to FFFFh (but the counter does not run if n = 0000h)	
Count start condition	A trigger, selectable from the following, occurs while the TAiS bit in the TABSR register is set to 1 (count starts): • the TAiOS bit in the ONSF register is set to 1 (timer starts) • an external trigger is applied to TAiIN pin • timer B2 overflows or underflows, • timer Aj overflows or underflows (j = i - 1, except j = 4 if i = 0), • timer Ak overflows or underflows (k = i + 1, except k = 0 if i = 4)	
Count stop condition	After the counter reaches 0000h and the counter value is reloaded When the TAiS bit is set to 0 (count stops)	
Interrupt request generation timing	When the counter reaches 0000h	
TAilN pin function	Trigger input	
TAiOUT pin function	Pulse output	
Read from timer	A read from the TAi register returns undefined value	
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾ 	
Selectable function	Pulse output function "L" is output while the count stops. "H" is output while counting.	

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one or more count source cycles to write after the count starts.




Figure 15.18 Operation in One-Shot Timer Mode (Timer A)

15.1.4 Pulse Width Modulation Mode

In pulse width modulation mode, the timer outputs pulse signals of a given width repeatedly. The counter functions as an 8-bit pulse width modulator or 16-bit pulse width modulator.

Table 15.7 lists specifications of pulse width modulation mode. Figures 15.19 and 15.20 show examples of a 16-bit pulse width modulator and 8-bit pulse width modulator operations.

Table 15.7 Specifications of Pulse Width Modulation Mode

Item	Specification
Count source	f1, f8, f2n ⁽¹⁾ , fC32
Count operation	Counter decrements (The counter functions as the 8-bit or 16-bit pulse width modulator.) The contents of the reload register are reloaded at the rising edge of the PWM pulse and the count continues. The count continues without reloading even if the re-trigger occurs while counting.
16-bit PWM	• "H" width = n / fj n: setting value of the TAi register (i = 0 to 4), 0000h to FFFEh fj: count source frequency • Cycle = (2 ¹⁶ - 1) / fj The cycle is fixed to this value
8-bit PWM	• "H" width = n x (m + 1) / fj • Cycle = (2 ⁸ - 1) x (m + 1) / fj m: setting value of low-order bit address of the TAi register, 00h to FFh n: setting value of high-order bit address of the TAi register, 00h to FEh
Count start condition	When a trigger is not used (the MR2 bit in the TAiMR register is 0): Set the TAiS bit in the TABSR register to 1 When a trigger is used (the MR2 bit in the TAiMR register is 1): A trigger, selectable from the following occurs while the TAiS bit in the TABSR register is set to 1(count starts): • an external trigger is applied to TAilN pin • timer B2 overflows or underflows • timer Aj overflows or underflows (j = i - 1, except j = 4 if i = 0) • timer Ak overflows or underflows (k = i + 1, except k = 0 if i = 4)
Count stop condition	The TAiS bit is set to 0 (count stops)
Interrupt request generation timing	At the falling edge of the PWM pulse
TAilN pin function	Trigger input
TAiOUT pin function	Pulse output
Read from timer	A read from the TAi register returns undefined value
Write to timer	 A write to the TAi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TAi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one or more count source cycles to write after the count starts.




Figure 15.19 16-Bit Pulse Width Modulator Operation (Timer A)




Figure 15.20 8-bit Pulse Width Modulator Operation (Timer A)

15.2 Timer B

Timer B contains the following three modes. Bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 5) determine which mode is used.

- Timer mode: The timer counts the internal count source.
- Event counter mode: The timer counts overflows/underflows of another timer, or the external pulses.
- Pulse period measurement mode, pulse width measurement mode: The timer measures the pulse period or pulse width of the external signal.

Figure 15.21 shows a block diagram of timer B. Figures 15.22 to 15.26 show the registers associated with timer B. Table 15.8 shows TBiIN pin settings (i = 0 to 5).




Figure 15.21 Timer B Block Diagram




Figure 15.22 TB0MR to TB5MR Registers in Timer Mode





Figure 15.23 TB0MR to TB5MR Registers in Event Counter Mode



- 1. Bits MR1 and MR0 determine the following measurement modes:
 - Pulse period measurement 1 (bits MR1 and MR0 are set to 00b):
 - Measures the width between the falling edges of a pulse
 - Pulse period measurement 2 (bits MR1 and MR0 bits are set to 01b):
 - Measures the width between the rising edges of a pulse
 - Pulse width measurement (bits MR1 and MR0 bits are set to 10b):
 - Measures the width between a falling edge and a rising edge of a pulse, and between a rising edge and a falling edge of a pulse
- 2. The MR3 bit is undefined when reset.
- To set the MR3 bit to 0 (no overflow), wait for one or more count source cycles to write to the TBiMR register after the MR3 bit becomes 1 (overflow), while the TBiS bit in TABSR or TBSR register is set to 1 (count starts).
 Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15). To select f2n, set the CST bit in the TCSPR register to 1 before setting bits TCK1 and TCK0 to 10b.

Figure 15.24 TB0MR to TB5MR Registers in Pulse Period Measurement Mode, Pulse Width **Measurement Mode**




Figure 15.25 TB0 to TB5 Registers




Figure 15.26 TABSR Register, TBSR Register

Table 15.8 TBilN Pin Settings (i = 0 to 5)

		Bit S	etting
Port	Function	PD7, PD9 ⁽¹⁾ Registers	PS1, PS3 ⁽¹⁾ Registers
P7_1	TB5IN	PD7_1 = 0	PS1_1 = 0
P9_0	TB0IN	PD9_0 = 0	PS3_0 = 0
P9_1	TB1IN	PD9_1 = 0	PS3_1 = 0
P9_2	TB2IN	PD9_2 = 0	PS3_2 = 0
P9_3	TB3IN	PD9_3 = 0	PS3_3 = 0
P9_4	TB4IN	PD9_4 = 0	PS3_4 = 0

^{1.} Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.

15.2.1 **Timer Mode**

In timer mode, the timer counts an internally generated count source. Table 15.9 lists specifications of timer mode. Figure 15.27 shows a timer mode operation (Timer B).

Specifications of Timer Mode Table 15.9

Item	Specification	
Count source	f1, f8, f2n ⁽¹⁾ , fC32	
Count operation	Counter decrements When the timer underflows, the contents of the reload register are reloaded into the counter and the count continues.	
Counter cycle	$\frac{n+1}{fj}$ fj: count source frequency n: setting value of the TBi register (i=0 to 5), 0000h to FFFFh	
Count start condition	The TBiS bit in the TABSR or TBSR register is set to 1 (count starts)	
Count stop condition	The TBiS bit is set to 0 (count stops)	
Interrupt request generation timing	When the timer underflows	
TBiIN pin function	Programmable I/O port	
Read from timer	A read from the TBi register returns a counter value.	
Write to timer	 A write to the TBi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TBi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽²⁾ 	

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. Wait for one or more count source cycles to write after the count starts.




Figure 15.27 Operation in Timer Mode (Timer B)

15.2.2 Event Counter Mode

In event counter mode, the timer counts overflows/underflows of another timer, or the external pulses. Table 15.10 lists specifications of event counter mode. Figure 15.28 shows an event counter mode operation.

Table 15.10 Specifications of Event Counter Mode

Item	Specification	
Count source	 External signal applied to the TBilN pin (i = 0 to 5) (valid edge can be selected by a program) TBj overflows or underflows (j = i - 1, except j = 2 if i = 0, j = 5 if i = 3) 	
Count operation	Counter decrements When the timer underflows, the contents of the reload register are reloaded into the counter and the count continues.	
Number of counting	(n + 1) times n: Setting value of the TBi register 0000h to FFFFh	
Count start condition	The TBiS bit in the TABSR or TBSR register is set to 1 (count starts)	
Count stop condition	The TBiS bit is set to 0 (count stops)	
Interrupt request generation timing	When the timer underflows	
TBiIN pin function	Count source input	
Read from timer	A read from the TBi register returns a counter value.	
Write to timer	 A write to the TBi register while the count is stopped: The value is written to both the reload register and the counter. A write to the TBi register while counting: The value is written to the reload register (It is transferred to the counter at the next reload timing).⁽¹⁾ 	

NOTE:

1. Wait for one or more count source cycles to write after the count starts.




Figure 15.28 Operation in Event Counter Mode (Timer B)



15.2.3 Pulse Period Measurement Mode, Pulse Width Measurement Mode

In pulse period measurement mode and pulse width measurement mode, the timer measures pulse period or pulse width of the external signal.

Table 15.11 shows specifications in pulse period measurement mode and pulse width measurement mode. Figure 15.29 shows a pulse period measurement operation. Figure 15.30 shows a pulse width measurement operation.

Table 15.11 Specifications of Pulse Period Measurement Mode, Pulse Width Measurement Mode

Item	Specification
Count source	f1, f8, f2n ⁽¹⁾ , fC32
Count operation	Counter increments The counter value is transferred to the reload register when the valid edge of a pulse is detected. Then the counter becomes 0000h and the count continues.
Count start condition	The TBiS bit (i = 0 to 5) in the TABSR or TBSR register is set to 1 (count starts)
Count stop condition	The TBiS bit is set to 0 (count stops)
Interrupt request generation timing	 When the valid edge of a pulse is input⁽²⁾ When the timer overflows⁽³⁾ The MR3 bit in the TBiMR register is set to 1 (overflow) simultaneously.
TBiIN pin function	Pulse input
Read from timer	A read from the TBi register returns the contents of the reload register (measurement results) ⁽⁴⁾
Write to timer	The TBi register cannot be written

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. An interrupt request is not generated when the first valid edge is input after the count starts.
- 3. To set the MR3 bit to 0 (no overflow), wait for one or more count source cycles to write to the TBiMR register after the MR3 bit becomes 1, while the TBiS bit is set to 1.
- 4. A value read from the TBi register is undefined until the second valid edge is detected after the count starts.




Figure 15.29 **Operation in Pulse Period Measurement Mode (Timer B)**




Figure 15.30 Operation in Pulse Width Measurement Mode (Timer B)

16. Three-Phase Motor Control Timer Function

The PWM waveform can be output by using timers B2, A1, A2, and A4. Timer B2 is used for the carrier wave control, and timers A4, A1, and A2 for the U-, V-, and W-phase PWM control.

Table 16.1 lists specifications of the three-phase motor control timer functions. Table 16.2 lists pin settings. Figure 16.1 shows a block diagram. Figures 16.2 to 16.10 show registers associated with the three-phase motor control timer function.

Table 16.1 Specifications of Three-Phase Motor Control Timers

Item	Specification			
Control method	Three-phase full wave method			
Modulation modes	Triangular wave modulation mode Sawtooth wave modulation mode			
Active level	Selectable either active High or active Low			
Timers to be used	 Timer B2 (Carrier wave cycle control: used in timer mode) Timers A4, A1, and A2 (U-, V-, W-phase PWM control: used in one-shot timer mode): 			
Short circuit prevention features	 Prevention function against upper and lower arm short circuit caused by program errors Arm short circuit prevention function using dead time timer Forced cutoff function by NMI input 			






Figure 16.1 Three-Phase Motor Control Timer Function Block Diagram



- 1. Set the INVC0 register after the PRC1 bit in the PRCR register is set to 1 (write enable). Set bits INV06 and INV02 to INV00 while timers A1,A2, A4, and B2 are stopped.
- 2. Set the INV01 bit to 1 after setting a value to the ICTB2 register. Also, when the INV01 bit is set to 1, set the timer A1 count start bit to 1 prior to the first timer B2 underflow.
- 3. Set pins after the INV02 bit is set to 1. Refer to the table, Pin settings when using three-phase motor control timer function.
- 4. Set the INV02 bit to 1 to operate the dead time timer, U-, V-, and W-phase output control circuits, and ICTB2 counter.
- 5. When the INV03 bit is set to 0 and the INV02 bit to 1, pins U, \overline{V} , W, \overline{V} , W, and \overline{W} (including when other output functions are assiged to these pins) are all placed in high-impedance states.
- 6. The INV03 bit becomes 0 when one of the following occurs:

- -The both upper and lower arms output the active level signals at the same time while the INV04 bit is set to 1
- -The INV03 bit is set to 0 by a program
- -Signal applied to the NMI pin changes from "H" to "L" (while an "L" is applied to the NMI pin, the INV03 bit cannot be set to 1).
- 7. The INV05 bit cannot be set to 1 by a program. To set the INV05 bit to 0, write a 0 to the INV04 bit.

Figure 16.2 **INVC0** Register



- 1. Set the INVC1 register after the PRC1 bit in the PRCR register is set to 1 (write enable). Set the INVC1 register while timers A1, A2, A4, and B2 are stopped.
- 2. The INV13 bit is enabled only when the INV06 bit is set to 0 (triangular wave modulation mode) and the INV11 bit to 1.
- 3. If the following conditions are all met, set the INV16 bit to 1.
 - The INV15 bit is set to 0
 - Bits Dij (i = U, V or W, j = 0, 1) and DiBj in the IDBj register always have different values when the INV03 bit in the INVC0 register is set to 1 (three-phase control timer output enabled).

(The upper arm and lower arm always output opposite level signals at any time except dead time.)

If any of the above conditions is not met, set the INV16 bit to 0.

Figure 16.3 **INVC1** Register




Figure 16.4 **TB2MR Register when Using Three-Phase Motor Control Timer Function**




Figure 16.5 TA1MR, TA2MR, and TM4MR Registers when Using Three-Phase Motor Control Timer **Function**




Figure 16.6 TRGSR Register when Using Three-Phase Motor Control Timer Function






Figure 16.7 TB2SC Register, ICTB2 Register



TB2 Register, DTT Register when Using Three-Phase Motor Control Timer Function Figure 16.8


Timer Ai, Ai1 Register^(1, 2, 3, 4, 5) (i = 1, 2, 4)



NOTES:

- 1. Write these registers in 16-bit units. Read-modify-write instructions cannot be used to set registers TAi and TAi1. Refer to Usage Notes for details.
- 2. If the TAi or TAi1 register is set to 0000h, the counter does not start and the timer Ai interrupt is not generated.
- 3. When the INV15 bit in the INVC1 register is set to 0 (dead timer enabled), an output signal is switched to its active level with delay simultaneously with the dead time timer underflow.
- 4. When the INV11 bit is set to 0 (Timers A11, A21, and A41 not used (three-phase mode 0)), the contents of the TAi register are transferred to the reload register by a timer Ai start trigger. When the INV11 bit is set to 1 (Timers A11, A21, and A41 are used (three-phase mode 1)), the contents of the TAi1 register are transferred by the first timer Ai start trigger, and then contents of the TAi register are transferred by the next timer Ai start trigger. Subsequently, the contents of registers TAi1 and TAi are transferred alternately to the reload register by each timer Ai start trigger.
- 5. Do not set registers TAi and TAi1 in the timer B2 underflow timing.

Three-Phase Output Buffer Register $i^{(1)}$ (i = 0, 1)



NOTE:

1. When values are written to registers IDB0 and IDB1, these values are transferred to the three-phase output shift registers by a transfer trigger. The value written in the IDB0 register becomes the initial output level of each phase when the transfer trigger occurs. The value written in the IDB1 register becomes the next output signal level when the falling edge of the timer A1, A2 and A4 one-shot

Figure 16.9 TA1, TA2, TA4, TA11, TA21, and TA41 Registers, IDB0, IDB1 Registers




Figure 16.10 TABSR Register when Using Three-Phase Motor Control Timer Function

Table 16.2 Pin Settings when Using Three-Phase Motor Control Timer Function⁽¹⁾

		Bit Setting			
Port	Function	PSC Register	PSL1, PSL2, Registers	PS1, PS2 Registers ⁽²⁾	
P7_2	V	PSC_2 = 1	PSL1_2 = 0	PS1_2 = 1	
P7_3	⊽	-	PSL1_3 = 1	PS1_3 = 1	
P7_4	W	-	PSL1_4 = 1	PS1_4 = 1	
P7_5	w	-	PSL1_5 = 0	PS1_5 = 1	
P8_0	U	-	PSL2_0 = 1	PS2_0 = 1	
P8_1	Ū	_	PSL2_1 = 0	PS2_1 = 1	

- 1. Set these registers after setting the INV02 bit in the INVC0 register to 1 (three-phase motor control timer function used).
- 2. Set registers PS1 and PS2 after setting the other registers.

16.1 Triangular Wave Modulation Mode

In triangular wave modulation mode, one cycle of carrier waveform consists of two timer B2 underflow cycles.

A timer Ai one-shot pulse (i = 1, 2, and 4) is generated by using a timer B2 underflow signal as a trigger. Two of the timer Ai one-shot pulses are used to output one cycle of the PWM waveform. Table 16.3 lists specifications and settings of triangular wave modulation mode.

Triangular wave modulation mode has two operation modes, three-phase mode 0 and three-phase mode 1.

TAi register is used in three-phase mode 0. Every time a timer B2 underflow interrupt occurs, the one-shot pulse width is set in the TAi register.

Registers TAi and TAi1 are used in three-phase mode 1. Two different widths of the one-shot pulse can be set in these registers. If a setting value of the ICTB2 register is n, a timer B2 underflow interrupt is generated every n-th or every 2n-th timer B2 underflow to set values in registers TAi and TAi1.

Table 16.3 Specifications and Settings of Triangular Wave Modulation Mode

Item	Three-Phase Mode 0	Three-Phase Mode 1				
INV06 bit	0	0				
INV11 bit	0	1				
Bits INV01 and INV00	00b or 01b	00b 10b		11b		
PWCON bit	0		0 or 1			
ICTB2 register	1		n			
Carrier wave cycle	2 f1 × (m + 1)	2 f1 × (m+1)				
Upper arm active level output width	$\frac{1}{f1}$ ×(m+1 - a_{2k-1} + a_{2k})	$\frac{1}{f1} \times (m+1 - b_k + a_k)$				
INV13 bit	0 or 1	Indicates the timer A1	reload control signal sta	ite.		
Timer B2 interrupt	Timer B2 underflow	Every n-th timer B2	Every 2n-th timer B2 u	nderflow		
generation timing	neration timing underflow		Every odd-numbered (2n × j - 1) timer B2 underflow	Every even- numbered (2n × j) timer B2 underflow		
Timer B2 reload timing	Timer B2 underflow	 Timer B2 underflow (PWCON = 0) Timer B2 underflow at the rising edge of the timer A1 reload control signal (PWCON = 1) 				
Transfer timing from IDBp register to three-phase output shift register	When a value is written to the IDBp register (p = 0, 1), the value is transferred only once by the first transfer trigger.					
Dead time timer start timing	 At the falling edge of the one-shot pulse of timer A1, A2 and A4 (INV16 = 0) At the rising edge of the three-phase output shift register (INV16 = 1) 					

m: Value of the TB2 register

 a_{2k-1} : Value set to the TAi register at odd-numbered time.

 a_{2k} : Value set to the TAi register at even-numbered time.

b_k: Value set to the TAi1 register at k-th time.

a_k: Value set to the TAi register at k-th time.

j: the number of interrupts

Figure 16.11 shows an example of the triangular wave modulation operation (three-phase mode 0). Figures 16.12 and 16.13 show examples of the triangular wave modulation operation (three-phase mode 1).





Figure 16.11 Triangular Wave Modulation Operation (Three-Phase Mode 0)



Triangular Wave Modulation Operation (Three-Phase Mode 1)(INV01 and INV00 = 10b) **Figure 16.12**




Figure 16.13 Triangular Wave Modulation Operation (Three-Phase Mode 1)(INV01 and INV00 = 11b)

16.2 Sawtooth Wave Modulation Mode

In sawtooth wave modulation mode, one cycle of carrier waveform consists of one timer B2 underflow cycle. A timer Ai one-shot pulse (i = 1, 2, and 4) is generated by using a timer B2 underflow signal as a trigger. Single one-shot pulse from timer Ai is used to output one cycle of the PWM waveform. Table 16.4 lists specifications and settings of sawtooth wave modulation mode.

Table 16.4 Specifications and Settings of Sawtooth Wave Modulation Mode

Item	Throa Dhaga Mada O
пеш	Three-Phase Mode 0
INV06 bit	1
INV11 bit	0
Bits INV01 and INV00	00b or 01b
PWCON bit	0
ICTB2 register	n
INV16 bit	0
Carrier wave cycle	- <u>1</u> × (m + 1)
Upper arm active level output width	1/f1 × a _k
Timer B2 interrupt generation timing	Every n-th timer B2 underflow
Timer B2 reload timing	Timer B2 underflow
Transfer timing from IDBp register to three-phase output shift register (p = 0, 1)	Every time a transfer trigger occurs.
Dead time timer start timing	At the falling edge of the one-shot pulse of timer A1, A2 and A4 Transfer trigger

m: Value of the TB2 register

a_k: Value set to the TAi register at k-th time.

Figure 16.14 shows an example of the sawtooth wave modulation operation.




Figure 16.14 **Sawtooth Wave Modulation Operation**

16.3 **Short Circuit Prevention Features**

16.3.1 Prevention Against Upper/Lower Arm Short Circuit by Program Errors

This function prevents the upper and lower arm short circuit caused by setting the upper and lower output buffers in registers IDB0 and IDB1 to active simultaneously by program errors and so on.

To use this function, set the INV04 bit in the INVC0 register to 1 (simultaneous turn-on signal output disabled). If any pair of output buffers (U and \overline{U} , V and \overline{V} , or W and \overline{W}) are simultaneously set to active, the INV05 bit becomes 1 (detected), and the INV03 bit becomes 0 (three-phase motor control timer output disabled). Then, the port outputs are forcibly cutoff and the pins are placed in the high-impedance states. When this prevention function is performed, set the registers associated with the three-phase motor control timer function again.

16.3.2 Arm Short Circuit Prevention Using Dead Time Timer


The dead time timer prevents arm short circuit caused by turn-off delay of external upper and lower transistors. To enable the dead time timer, set the INV15 bit in the INVC1 register to 0 (dead time enabled). The count source for dead time timer (fDT) can be selected using the INV12 bit, and the dead time can be set using the DTT register.

The dead time is obtained from the following formulas.

$$\frac{1}{f1} \times n \text{ (INV12 = 0)}$$

$$\frac{2}{f1} \times n \text{ (INV12 = 1)}$$
n: Value in the DTT register

Figure 16.15 shows an example of dead time timer operation.



Dead Time Timer Operation Figure 16.15

Forced-Cutoff Function by the NMI Input

When an "L" signal is input to the $\overline{\text{NMI}}$ pin, the INV03 bit in the INVC0 register becomes 0 (three-phase motor control timer output disabled), the port outputs are forcibly cutoff, and then the pins are placed in the highimpedance states. Also, the NMI interrupt occurs at the same time.

To enable the three-phase motor control timer function after the forced cutoff is performed, set the registers associated with the three-phase motor control timer function again while an "H" signal is input to the $\overline{\text{NMI}}$ pin. Forced-cutoff function by the $\overline{\rm NMI}$ input can be used when the INV02 bit in the INVC0 register is set to 1 (three-phase motor control timer function used) and the INV03 bit is set to 1 (three-phase motor control timer output enabled).

17. Serial Interfaces

NOTE

The 144-pin package is described as an example in this chapter. UART6 is not provided in the 100-pin package.

Serial interfaces consist of seven channels (UART0 to UART6).

Each UARTi (i = 0 to 6) has an exclusive timer to generate the serial clock and operates independently of each other. Table 17.1 lists a UART0 to UART6 function comparison.

Table 17.1 UART0 to UART6 Function Comparison

Mode	UART0	UART1 to UART4	UART5, UART6
Clock synchronous mode	Provided	Provided	Provided
Clock asynchronous mode (UART mode)	Provided	Provided	Provided
Special mode 1 (I ² C mode)	Provided	Provided	Not provided
Special mode 2	Provided	Provided	Not provided
Special mode 3 (clock-divided synchronous function, GCI mode)	Provided	Provided	Not provided
Special mode 4 (SIM mode)	Provided	Provided	Not provided
Special mode 5 (IrDA mode)	Provided	Not provided	Not provided
Special mode 6 (bus conflict detect function, IE mode) (optional) ⁽¹⁾	Provided	Provided	Not provided

NOTE:

1. Please contact a Renesas sales office for optional features.

17.1 UART0 to UART4

Figure 17.1 shows a UART0 to UART4 block diagram. Figures 17.2 to 17.10 show the registers associated with UART0 to UART4. Refer to the tables listing for register and pin settings in each mode.




Figure 17.1 UART0 to UART 4 Block Diagram




Figure 17.2 **U0MR to U4MR Registers**






Figure 17.3 **U0SMR to U4SMR Registers**



- 1. These bits are used when the MCU is in master mode in I²C mode.
- 2. These bits are used when the MCU is in slave mode in I²C mode.
- 3. The external clock synchronous function can be selected with the combination of the SU1HIM bit and the SCLKDIV bit in the UiSMR register. The SU1HIM bit is used in GCI mode.


SCLKDIV Bit in the UiSMR register	SU1HIM Bit in the UiSMR2 register	External Clock Synchronous Function Select	
0	0	Not synchronized	
0	1	Same frequency as external clock	
1	0 or 1	External clock divided by 2	

Figure 17.4 U0SMR2 to U4SMR2 Registers




- 1. These bits are used in special mode 2.
- 2. When the \overline{SS} pin is set to 1, set the CRD bit in the UiC0 register to 1 (CTS function disabled).
- 3. The ERR bit is set to 0 by a program. Writing a 1 has no effect.
- 4. Digital delay is added to a SDAi output using bits DL2 to DL0 in I2C mode. Set them to 000b (no delay) in other than I2C mode.
- 5. When the external clock is selected, SDAi output is delayed by approximately 100 ns in addition.

Figure 17.5 U0SMR3 to U4SMR3 Registers



- 1. These bits are used when the MCU is in master mode in I2C mode.
- 2. These bits are used when the MCU is in slave mode in I2C mode.
- 3. When each condition generation is completed, the corresponding bit becomes 0. When a condition generation is failed, the bit
- 4. Set the STSPSEL bit to 1 (start/stop condition generation circuit selected) after setting the STAREQ bit, RSTAREQ bit, or STPREQ bit to 1 (start).


Figure 17.6 U0SMR4 to U4SMR4 Registers



- 1. Set the UiBRG register after setting bits CLK1 and CLK0.
- 2. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15). To select f2n, set the CST bit in the TCSPR register to 1 before setting bits CLK1 and CLK0 to 10b.
- 3. P7_0/TXD2, P7_1/SCL2 are N-channel open drain output ports. They cannot be set as CMOS output ports even if the NCH bit
- 4. The UFORM bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode) or 101b (UART mode, 8-bit data length). Set the UFORM bit to 1 when bits SMD2 to SMD0 are set to 010b (I2C mode), or to 0 when bits SMD2 to SMD0 are set to 100b (UART mode, 7-bit data length) or 110b (UART mode, 9-bit data length).

Figure 17.7 U0C0 to U4C0 Registers


UARTi Baud Rate Register^(1, 2) (i = 0 to 4)



NOTES:

- 1. Read-modify-write instructions cannot be used to set the UiBRG register. Refer to Usage Notes for details.
- 2. Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register.

UARTi Transmit/Receive Control Register 1 (i = 0 to 4)



- 1. The UiLCH bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode), 100b (UART mode, 7-bit data length), or 101b (UART mode, 8-bit data length). Set the UiLCH bit to 0 when bits SMD2 to SMD0 are set to 010b (I²C mode) or 110b (UART mode, 9-bit data length).
- 2. Set bits SMD2 to SMD0 before setting the UiERE bit.
- 3. When the UiRRM bit is set to 1, set the CKDIR bit in the UiMR register to 1 (external clock) and also disable the RTS function.

Figure 17.8 U0BRG to U4BRG Registers, U0C1 to U4C1 Registers





Figure 17.9 **IFSR Register**




1. Read-modify-write instructions cannot be used to set the UiTB register. Refer to Usage Notes for details.

Write 0. Read as undefined value.

UARTi Receive Buffer Register (i = 0 to 4)

(b15-b9)



- 1. Only a 0 can be written to the ABT bit.
- 2. When bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (receive operation disabled), bits OER, FER, PER and SUM become 0. When all of bits OER, FER and PER become 0, the SUM bit also becomes 0. Bits FER and PER become 0 by reading the low-order byte in the UiRB register.
- 3. Bits FER, PER and SUM are disabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode) or 010b (I²C mode). A read from these bits returns undefined value.

Figure 17.10 U0TB to U4TB Registers, U0RB to U4RB Registers

17.1.1 Clock Synchronous Mode

Full-duplex clock synchronous serial communications are allowed in this mode. CTS/RTS function can be used for transmit and receive control.

Table 17.2 lists specifications of clock synchronous mode. Table 17.3 lists pin settings. Figure 17.11 shows register settings. Figure 17.12 shows an example of a transmit and receive operation when an internal clock is selected. Figure 17.13 shows an example of a receive operation when an external clock is selected.

Table 17.2 Clock Synchronous Mode Specifications

Item	Specification		
Data format	Data length: 8 bits long		
Serial clock	Internal clock or external clock can be selected by the CKDIR bit in the UiMR register (i = 0 to 4)		
Baud rate	When the CKDIR bit is set to 0 (internal clock): fj / (2 (m + 1) fj = f1, f8, f2n ⁽¹⁾ m: setting value of the UiBRG register (00h to FFh) When the CKDIR bit is set to 1 (external clock): clock input to the CLKi pin		
Transmit/receive control	Selectable among the CTS function, RTS function, or CTS/RTS function disabled		
Transmit and receive start condition	Internal clock is selected: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • "L" signal is applied to the CTSi pin when the CTS function is used External clock is selected(2): • Set the TE bit to 1 • The TI bit is 0 • Set the RE bit to 1 • The RI bit in the UiC1 register is 0 when the RTS function is used When above 4 conditions are met, RTSi pin outputs "L" If transmit-only operation is performed, the RE bit setting is not required in both cases.		
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the UiC1 register selects one of the following): • The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UiIRS bit is set to 1 (transmit operation completed): when data transmit operation from the UARTi transmit shift register is completed Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)		
Error detection	Overrun error ⁽³⁾ Overrun error occurs when the 7th bit of the next data is received before reading the UiRB register		
Selectable function	CLK polarity Transmit data output timing and receive data input timing can be selected LSB first or MSB first Data is transmitted and received from either bit 0 or bit 7 Serial data logic inverse Transmit and receive data are logically inverted Continuous receive mode The TI bit becomes 0 by reading the UiRB register		

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an external clock is selected, ensure that an "H" signal is applied to the CLKi pin when the CKPOL bit in the UiC0 register is set to 0, and that an "L" signal is applied when the CKPOL bit is set to 1.
- 3. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).



Table 17.3 Pin Settings in Clock Synchronous Mode

		Bit Setting			
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC, PSC3 Registers	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_0	CTS0 input	PD6_0 = 0	-	-	PS0_0 = 0
	RTS0 output	_	-	PSL0_0 = 0	PS0_0 = 1
P6_1	CLK0 input	PD6_1 = 0	-	-	PS0_1 = 0
	CLK0 output	_	-	PSL0_1 = 0	PS0_1 = 1
P6_2	RXD0 input	PD6_2 = 0	-	-	PS0_2 = 0
P6_3	TXD0 output ⁽⁴⁾	-	-	PSL0_3 = 0	PS0_3 = 1
P6_4	CTS1 input	PD6_4 = 0	-	-	PS0_4 = 0
	RTS1 output	-	-	PSL0_4 = 0	PS0_4 = 1
P6_5	CLK1 input	PD6_5 = 0	-	-	PS0_5 = 0
	CLK1 output	-	-	PSL0_5 = 0	PS0_5 = 1
P6_6	RXD1 input	PD6_6 = 0	-	-	PS0_6 = 0
P6_7	TXD1 output ⁽⁴⁾	_	-	PSL0_7 = 0	PS0_7 = 1
P7_0 ⁽³⁾	TXD2 output ⁽⁴⁾	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
P7_1	RXD2 input	PD7_1 = 0	-	-	PS1_1 = 0
P7_2	CLK2 input	PD7_2 = 0	-	-	PS1_2 = 0
	CLK2 output	_	PSC_2 = 0	PSL1_2 = 0	PS1_2 = 1
P7_3	CTS2 input	PD7_3 = 0	-	-	PS1_3 = 0
	RTS2 output	_	PSC_3 = 0	PSL1_3 = 0	PS1_3 = 1
P9_0	CLK3 input	PD9_0 = 0	-	-	PS3_0 = 0
	CLK3 output	_	-	PSL3_0 = 0	PS3_0 = 1
P9_1	RXD3 input	PD9_1 = 0	-	-	PS3_1 = 0
P9_2	TXD3 output ⁽⁴⁾	_	-	PSL3_2 = 0	PS3_2 = 1
P9_3	CTS3 input	PD9_3 = 0	-	PSL3_3 = 0	PS3_3 = 0
	RTS3 output	_	-	-	PS3_3 = 1
P9_4	CTS4 input	PD9_4 = 0	_	PSL3_4 = 0	PS3_4 = 0
	RTS4 output	_	_	_	PS3_4 = 1
P9_5	CLK4 input	PD9_5 = 0	_	PSL3_5 = 0	PS3_5 = 0
	CLK4 output	_	_	_	PS3_5 = 1
P9_6	TXD4 output ⁽⁴⁾	_	PSC3_6 = 0	_	PS3_6 = 1
P9_7	RXD4 input	PD9_7 = 0	_	-	PS3_7 = 0

- 1. Set registers PS0, PS1, and PS3 after setting the other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7 0 is an N-channel open drain output port.
- 4. After UARTi (i = 0 to 4) operating mode is selected in the UiMR register and the pin function is set in the Function Select Registers, the TXDi pin outputs an "H" signal until a transmit operation starts (the TXDi pin is in a high-impedance state when N-channel open drain output is selected).




Figure 17.11 Register Settings in Clock Synchronous Mode




Figure 17.12 Transmit and Receive Operations when Internal Clock is Selected




Figure 17.13 Receive Operations when External Clock is Selected

17.1.1.1 CLK Polarity

As shown in figure 17.14, the CKPOL bit in the UiC0 register (i = 0 to 4) determines the polarity of the serial clock.




Figure 17.14 Serial Clock Polarity

17.1.1.2 LSB First or MSB First

As shown in figure 17.15, the UFORM bit in the UiC0 register (i = 0 to 4) determines a bit order.




Figure 17.15 Bit Order (8-Bit Data Length)

17.1.1.3 Serial Data Logic Inverse

When the UiLCH bit in the UiC1 register is set to 1 (inverted), data logic written in the UiTB register is inverted for transmit operation. A read from the UiRB register returns the inverted logic of receive data. Figure 17.16 shows an example of serial data logic inverse operation.




Figure 17.16 Serial Data Logic Inverse

17.1.1.4 Continuous Receive Mode

Continuous receive mode can be used when all of the following conditions are met.

- External clock is selected (the CKDIR bit in the UiMR register (i = 0 to 4) is set to 1)
- RTS function is disabled (RTSi pin is not selected in the Function Select Register)

When the UiRRM bit in the UiC1 register is set to 1 (continuous receive mode enabled), the TI bit in the UiC1 register becomes 0 (data in the UiTB register) by reading the UiRB register. Do not set dummy data to the UiTB register if the UiRRM bit is set to 1.

17.1.1.5 CTS/RTS Function

• CTS Function

Transmit and receive operation is controlled by using the input signal to the $\overline{\text{CTSi}}$ pin (i = 0 to 4). To use the CTS function, select the I/O port in the Function Select Register, set the CRD bit in the UiCO register to 0 (CTS function enabled), and the CRS bit to 0 (CTS function selected).

With the CTS function used, the transmit and receive operation starts when all the following conditions are met and an "L" signal is applied to the CTSi pin.

- -The TE bit in the UiC1 register is set to 1 (transmit operation enabled)
- -The TI bit in the UiC1 register is 0 (data in the UiTB register)
- -The RE bit in the UiC1 register is set to 1 (receive operation enabled)
- (If transmit-only operation is performed, the RE bit setting is not required)

When a high-level ("H") signal is applied to the $\overline{\text{CTSi}}$ pin during transmitting and receiving, the transmit and receive operation is disabled after the transmit and receive operation in progress is completed.

• RTS Function

The MCU can inform the external device that it is ready for a transmit and receive operation by using the output signal from the \overline{RTSi} pin. To use the RTS function, select the \overline{RTSi} pin in the Function Select Register.

With the RTS function used, the \overline{RTSi} pin outputs an "L" signal when all the following conditions are met, and outputs an "H" when the serial clock is input to the CLKi pin.

- -The RI bit in the UiC1 register is 0 (no data in the UiRB register)
- -The TE bit is set to 1 (transmit operation enabled)
- -The RE bit is set to 1 (receive operation enabled)

(If transmit-only operation is performed, the RE bit setting is not required)

-The TI bit is 0 (data in the UiTB register)

17.1.1.6 Procedure When the Communication Error is Occurred

Follow the procedure below when a communication error is occurred in clock synchronous mode.

- (1) Set the TE bit in the UiC1 register (i = 0 to 4) to 0 (transmit operation disabled) and the RE bit to 0 (receive operation disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous mode).
- (4) Set the TE bit to 1 (transmit operation enabled) and the RE bit to 1 (receive operation enabled).

17.1.2 Clock Asynchronous (UART) Mode

Full-duplex asynchronous serial communications are allowed in this mode. Table 17.4 lists specifications of UART mode. Table 17.5 lists pin settings. Figure 17.17 shows register settings. Figure 17.18 shows an example of a transmit operation. Figure 17.19 shows an example of a receive operation.

Table 17.4 UART Mode Specifications

Item	Specification
Data format	 Data length: selectable among 7 bits, 8 bits, or 9 bits long Start bit: 1 bit long Parity bit: selectable among odd, even, or none Stop bit: selectable from 1 bit or 2 bits long
Baud rate	fj / (16 (m + 1)) fj = f1, f8, f2n ⁽¹⁾ , fEXT m: setting value of the UiBRG register (00h to FFh) fEXT: clock input to the CLKi pin when the CKDIR bit in the UiMR register is set to 1 (external clock)
Transmit/receive control	Selectable among CTS function, RTS function or CTS/RTS function disabled
Transmit start condition	To start transmit operation, all of the following must be met: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Apply a low-level ("L") signal to the CTSi pin when the CTS function is selected
Receive start condition	To start receive operation, all of the following must be met: • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • The RI bit is 1 (no data in UiRB register) when RTS function is used. When the above two conditions are met, the RTSi pin output an "L" signal. • The start bit is detected
Interrupt request generation timing	Transmit interrupt (The UilRS bit in the UiC1 register selects one of the following): • The UilRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UilRS bit is set to 1 (transmit operation completed): when the final stop bit is output from the UARTi transmit shift register Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)
Error detection	 Overrun error⁽²⁾ Overrun error occurs when the preceding bit of the final stop bit of the next data (the first stop bit when selecting 2 stop bits) is received before reading the UiRB register Framing error Framing error occurs when the number of the stop bits set by the STPS bit in the UiMR register is not detected Parity error Parity error occurs when parity is enabled and the received data does not have the correct even or odd parity set by the PRY bit in the UiMR register. Error sum flag Error sum flag is set to 1 when any of overrun, framing, and parity errors occurs
Selectable function	 LSB first or MSB first Data is transmitted or received from either bit 0 or bit 7 Serial data logic inverse Transmit and receive data are logically inverted. The start bit and stop bit are not inverted TXD and RXD I/O polarity inverse The level output from the TXD pin and the level applied to the RXD pin are inverted. All the data including the start bit and stop bit are inverted.

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).



Table 17.5 Pin Settings in UART Mode

		Bit Setting				
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC, PSC3 Registers	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾	
P6_0	CTS0 input	PD6_0 = 0	-	-	PS0_0 = 0	
	RTS0 output	-	-	PSL0_0 = 0	PS0_0 = 1	
P6_1	CLK0 input	PD6_1 = 0	-	_	PS0_1 = 0	
P6_2	RXD0 input	PD6_2 = 0	-	_	PS0_2 = 0	
P6_3	TXD0 output ⁽⁴⁾	-	-	PSL0_3 = 0	PS0_3 = 1	
P6_4	CTS1 input	PD6_4 = 0	-	_	PS0_4 = 0	
	RTS1 output	_	-	PSL0_4 = 0	PS0_4 = 1	
P6_5	CLK1 input	PD6_5 = 0	-	_	PS0_5 = 0	
P6_6	RXD1 input	PD6_6 = 0	_	_	PS0_6 = 0	
P6_7	TXD1 output ⁽⁴⁾	_	_	PSL0_7 = 0	PS0_7 = 1	
P7_0 ⁽³⁾	TXD2 output ⁽⁴⁾	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1	
P7_1	RXD2 input	PD7_1 = 0	_	_	PS1_1 = 0	
P7_2	CLK2 input	PD7_2 = 0	-	_	PS1_2 = 0	
P7_3	CTS2 input	PD7_3 = 0	-	_	PS1_3 = 0	
	RTS2 output	_	PSC_3 = 0	PSL1_3 = 0	PS1_3 = 1	
P9_0	CLK3 input	PD9_0 = 0	-	_	PS3_0 = 0	
P9_1	RXD3 input	PD9_1 = 0	-	_	PS3_1 = 0	
P9_2	TXD3 output ⁽⁴⁾	_	-	PSL3_2 = 0	PS3_2 = 1	
P9_3	CTS3 input	PD9_3 = 0	-	PSL3_3 = 0	PS3_3 = 0	
	RTS3 output	_	-	_	PS3_3 = 1	
P9_4	CTS4 input	PD9_4 = 0	-	PSL3_4 = 0	PS3_4 = 0	
	RTS4 output	_	-	_	PS3_4 = 1	
P9_5	CLK4 input	PD9_5 = 0	-	PSL3_5 = 0	PS3_5 = 0	
P9_6	TXD4 output ⁽⁴⁾	_	PSC3_6 = 0	_	PS3_6 = 1	
P9_7	RXD4 input	PD9_7 = 0	-	_	PS3_7 = 0	

- 1. Set registers PS0, PS1, and PS3 after setting the other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 is an N-channel open drain output port.
- 4. After UARTi (i = 0 to 4) operating mode is selected in the UiMR register and the pin function is set in the Function Select Registers, the TXDi pin outputs an "H" signal until a transmit operation starts (the TXDi pin is in a high-impedance state when N-channel open drain output is selected).




Figure 17.17 Register Settings in UART Mode




Figure 17.18 Transmit Operation in UART Mode




Figure 17.19 **Receive Operation in UART Mode**

17.1.2.1 Baud Rate

In UART mode, the baud rate is the frequency of the clock divided by the setting value of the UiBRG register (i = 0 to 4) and again divided by 16. Table 17.6 lists an example of baud rate setting.

Actual baud rate =
$$\frac{UiBRG \ register \ count \ source}{16 \times (UiBRG \ register \ setting \ value + 1)}$$

Table 17.6 Baud Rate

Target	UiBRG	Peripheral C	lock: 16MHz	Peripheral C	lock: 24MHz	Peripheral C	lock: 32MHz
Baud Rate (bps)	Count Source	UiBRG Setting Value: n	Actual Baud Rate (bps)	UiBRG Setting Value: n	Actual Baud Rate (bps)	UiBRG Setting Value: n	Actual Baud Rate (bps)
1200	f8	103(67h)	1202	155(9Bh)	1202	207(CFh)	1202
2400	f8	51(33h)	2404	77(4Dh)	2404	103(67h)	2404
4800	f8	25(19h)	4808	38(26h)	4808	51(33h)	4808
9600	f1	103(67h)	9615	155(9Bh)	9615	207(CFh)	9615
14400	f1	68(44h)	14493	103(67h)	14423	138(8Ah)	14388
19200	f1	51(33h)	19231	77(4Dh)	19231	103(67h)	19231
28800	f1	34(22h)	28571	51(33h)	28846	68(44h)	28986
31250	f1	31(1Fh)	31250	47(2Fh)	31250	63(3Fh)	31250
38400	f1	25(19h)	38462	38(26h)	38462	51(33h)	38462
51200	f1	19(13h)	50000	28(1Ch)	51724	38(26h)	51282

17.1.2.2 LSB First or MSB First

As shown in Figure 17.20, the UFORM bit in the UiC0 register (i = 0 to 4) determines a bit order. This function can be used when data length is 8 bits long.




Figure 17.20 Bit Order

17.1.2.3 Serial Data Logic Inverse

When the UiLCH bit in the UiC1 register is set to 1 (inverted), data logic written in the UiTB register is inverted for transmit operation. A read from the UiRB register returns the inverted logic of receive data. This function can be used when data length is 7 bits or 8 bits long. Figure 17.21 shows an example of serial data logic inverse operation.




Figure 17.21 Serial Data Logic Inverse

17.1.2.4 TXD and RXD I/O Polarity Inverse

The level output from the TXD pin and the level applied to the RXD pin are inverted with this function. When the IOPOL bit in the UiMR register (i = 0 to 4) is set to 1 (inverted), all the input/output data levels, including the start bit, stop bit and parity bit, are inverted. Figure 17.22 shows TXD and RXD I/O polarity inverse.




Figure 17.22 TXD and RXD I/O Polarity Inverse

17.1.2.5 CTS/RTS Function

• CTS Function

Transmit operation is controlled by using the input signal to the $\overline{\text{CTSi}}$ pin . To use the CTS function, select the I/O port in the Function Select Register, set the CRD bit in the UiC0 register to 0 (CTS function enabled), and the CRS bit to 0 (CTS function selected).

With the CTS function used, the transmit operation starts when all the following conditions are met and an "L" signal is applied to the $\overline{\text{CTSi}}$ pin (i = 0 to 4).

- -The TE bit in the UiC1 register is set to 1 (transmit operation enabled)
- -The TI bit in the UiC1 register is 0 (data in the UiTB register)

When a high-level ("H") signal is applied to the CTSi pin during transmitting, the transmit operation is disabled after the transmit operation in progress is completed.

• RTS Function

The MCU can inform the external device that it is ready for a receive operation by using the output signal from the $\overline{\text{RTSi}}$ pin. To use the RTS function, select the $\overline{\text{RTSi}}$ pin in the Function Select Register.

With the RTS function used, the \overline{RTSi} pin outputs an "L" signal when all the following conditions are met, and outputs an "H" when the start bit is detected.

- -The RI bit in the UiC1 register is 0 (no data in the UiRB register)
- -The RE bit is set to 1 (receive operation enabled)

17.1.2.6 Procedure When the Communication Error is Occurred

Follow the procedure below when a communication error is occurred in UART mode.

- (1) Set the TE bit in the UiC1 register (i = 0 to 4) to 0 (transmit operation disabled) and the RE bit to 0 (receive operation disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit data length), 101b (UART mode, 8-bit data length), or 110b (UART mode, 9-bit data length).
- (4) Set the TE bit to 1 (transmit operation enabled) and the RE bit to 1 (receive operation enabled).

17.1.3 Special Mode 1 (I²C Mode)

In I²C mode, the simplified I²C helps to communicate with external devices.

Table 17.7 lists specifications of I^2C mode. Tables 17.8 and 17.9 list register settings. Tables 17.10 and 17.11 list individual functions in I^2C mode. Table 17.12 lists pin settings. Figure 17.23 shows a block diagram of I^2C mode. Figure 17.24 shows a transfer timing to the UiRB register (i = 0 to 4) and interrupt timing.

Table 17.7 I²C Mode Specifications

Item	Specification
Data format	Data length: 8 bits long
Baud rate	 In master mode When the CKDIR bit in the UiMR register (i = 0 to 4) is set to 0 (internal clock): fj / (2 (m + 1)) fj = f1, f8, f2n⁽¹⁾ m: setting value of the UiBRG register (00h to FFh) In slave mode When the CKDIR bit is set to 1 (external clock): input from the SCLi pin
Transmit start condition	To start transmit operation, all of the following must be met ⁽²⁾ : • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register)
Receive start condition	To start receive operation, all of the following must be met ⁽²⁾ : • Set the TE bit to 1 (transmit operation enabled) • The TI bit is 0 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled)
Interrupt request generation timing	Start condition detection Stop condition detection ACK (Acknowledge) detection NACK (Not-Acknowledge) detection
Error detection	Overrun error ⁽³⁾ Overrun error occurs when the 8th bit of the next data is received before reading the UiRB register
Selectable function	 Arbitration lost detect timing Update timing of the ABT bit in the UiRB register (i = 0 to 4) can be selected. SDAi digital delay No digital delay or 2 to 8 cycle delay of the UiBRG count source can be selected. Clock phase setting Clock delay or no clock delay can be selected.

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an external clock is selected, satisfy the conditions while an "H" signal is applied to the SCLi pin.
- 3. If an overrun error occurs, a read from the UiRB register returns undefined values.




Figure 17.23 I²C Mode Block Diagram

Register Settings in I²C Mode (1/2) **Table 17.8**

Dogistor	Bit	Settin	ng Value			
Register	DIL	Master	Slave			
UiMR	SMD2 to SMD0	Set to 010b				
	CKDIR	Set to 0	Set to 1			
	IOPOL	Set to 0				
UiSMR	IICM	Set to 1				
	ABC	Select an arbitration lost detect timing	Disabled			
	BBS	Bus busy flag				
	7 to 3	Set to 00000b				
UiSMR2	IICM2	See Tables 17.10 and 17.11 Functi	ons in I ² C Mode			
	CSC	Set to 1 to enable clock synchronization	Set to 0			
	SWC	Set to 1 to hold an "L" signal output fr bit of the serial clock	om SCLi at the falling edge of the ninth			
	ALS	Set to 1 to abort an SDAi output when detecting the arbitration lost	Set to 0			
	STC	Set to 0 Set to 1 to initialize UARTi by detecting the start condition				
	SWC2	Set to 1 to forcibly make a signal output from SCL an "L"				
	SDHI	Set to 1 to disable SDA output				
	SU1HIM	Set to 0				
UiSMR3	SSE	Set to 0				
	СКРН	See Tables 17.10 and 17.11 Functi	ons in I ² C Mode			
	DINC, NODC, ERR	Set to 0				
	DL2 to DL0	Set SDAi digital delay value				
UiSMR4	STAREQ	Set to 1 to generate the start condition	Set to 0			
	RSTAREQ	Set to 1 to generate the restart condition				
	STPREQ	Set to 1 to generate the stop condition				
	STSPSEL	Set to 1 when using a condition generation function				
	ACKD	Select ACK or NACK				
	ACKC	Set to 1 to output ACK data				
	SCLHI	Set to 1 to enable SCL output stop when detecting the stop condition	Set to 0			
	SWC9	Set to 0	Set to 1 to hold an "L" signal output from SCLi at the falling edge of the ninth bit of the serial clock			

i = 0 to 4

Register Settings in I²C Mode (2/2) **Table 17.9**

Dogistor	Bit	Setting	g Value			
Register	DIL	Master	Slave			
UiC0	CLK1, CLK0	Select the count source of the UiBRG register	Disabled			
	CRS	Disabled because the CRD bit is set t	o 1			
	TXEPT	Transmit shift register empty flag				
	CRD, NCH	Set to 1				
	CKPOL	Set to 0				
	UFORM	Set to 1				
UiC1	TE	Set to 1 to enable transmit operation				
	TI	UiTB register empty flag				
	RE	Set to 1 to enable receive operation				
	RI	Receive operation complete flag				
	UiLCH, UiERE	Set to 0				
UiBRG	7 to 0	Set baud rate	Disabled			
IFSR	IFSR7, IFSR6	Select the UARTi interrupt source				
UiTB	7 to 0	Set transmit data				
UiRB	7 to 0	Receive data can be read				
	8	ACK or NACK is received				
	ABT	Arbitration lost detect flag	Disabled			
	OER	Overrun error flag				

i = 0 to 4

As shown in Table 17.10, I^2C mode is entered when bits SMD2 to SMD0 in the UiMR register are set to 010b (I^2C mode) and the IICM bit in the UiSMR register to 1 (I^2C mode). Because an SDAi transmit output passes through a delay circuit, output signal from the SDAi pin changes after the SCLi pin level becomes low ("L") and the "L" output stabilizes.

Table 17.10 Functions in I²C Mode (1/2)

	I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1)				
	IICM2 = 0		IICM2 = 1		
Function	(NACK/ACI	K interrupt)	(UART transmit/i	receive interrupt)	
	CKPH = 0	CKPH = 1	CKPH = 0	CKPH = 1	
	(no clock delay)	(clock delay)	(no clock delay)	(clock delay)	
Interrupt source for numbers 39 to 41 ⁽¹⁾ (See Figure 17.24)	Start condition or stop (See Table 17.13 STS				
Interrupt source for numbers 17, 19, 33, 35, 37 ⁽¹⁾ (See Figure 17.24)	No acknowledgement detection (NACKi) - at the rising edge of 9th bit of SCLi		UARTi transmit operation - at the rising edge of 9th bit of SCLi	UARTi transmit operation - at the next falling edge after the 9th bit of SCLi	
Interrupt source for numbers 18, 20, 34, 36, 38 ⁽¹⁾ (See Figure 17.24)	Acknowledgement detection (ACKi) - at the rising edge of 9th bit of SCLi		UARTi receive operation - at the falling edge of 9th bit of SCLi		
Data transfer timing from the UART receive shift register to the UIRB register	At rising edge of 9th bit of SCLi		Falling edge of 9th bit of SCLi	Falling edge and rising edge of 9th bit of SCLi	
UARTi transmit output delay	Delay				
Functions of P6_3, P6_7, P7_0, P9_2, P9_6	SDAi input and output	t			
Functions of P6_2, P6_6, P7_1, P9_1, P9_7	SCLi input and output				
Noise filter width	200 ns			_	

i = 0 to 4

- 1. Use the following procedures to change an interrupt source.
 - (a) Disable an interrupt of the corresponding interrupt number.
 - (b) Change an interrupt source.
 - (c) Set the IR bit of a corresponding interrupt number to 0 (interrupt not requested).
 - (d) Set bits ILVL2 to ILVL0 of the corresponding interrupt number.

Table 17.11 Functions in I²C Mode (2/2)

	I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1)				
Function		12 = 0 CK interrupt)	IICM2 = 1 (UART transmit/receive interrupt)		
	CKPH = 0 (no clock delay)	CKPH = 1 (clock delay)	CKPH = 0 (no clock delay)	CKPH = 1 (clock delay)	
Reading RXDi, SCLi pin levels	Can be read regardle	ess of the corresponding	g port direction bit		
Default value of TXDi, SDAi output	Value set in the port	Value set in the port register before entering I ² C mode ⁽¹⁾			
SCLi default and end values	Н	L	Н	L	
DMA source (See Figure 17.24)	Acknowledgement detection (ACKi)		UARTi receive operation - at the falling edge of 9th bit of SCLi		
Storing receive data	1st to 8th bit of the re into bits 7 to 0 in the	ceive data are stored UiRB register		eceive data are stored liRB register. 8th bit is UiRB register	
				1st to 8th bits are stored into bits 7 to 0 in the UiRB register ⁽²⁾	
Reading receive data	The value in the UiRB register is read as it i		S	Bits 6 to 0 in the UiRB register are read as bits 7 to 1. Bit 8 in the UiRB register is read as bit 0 ⁽³⁾	

i = 0 to 4

- 1. Set default value of the SDAi output while bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled).
- Second data transfer to the UiRB register (at the rising edge of the ninth bit of SCLi).
 First data transfer to the UiRB register (at the falling edge of the ninth bit of SCLi).




Figure 17.24 Transfer Timing to the UiRB Register and Interrupt Timing

Table 17.12 Pin Settings in I²C Mode

		Bit Setting				
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC, PSC3 Registers	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾	
P6_2	SCL0 output	-	-	PSL0_2 = 0	PS0_2 = 1	
	SCL0 input	PD6_2 = 0	_	-	PS0_2 = 0	
P6_3	SDA0 output	-	-	PSL0_3 = 0	PS0_3 = 1	
	SDA0 input	PD6_3 = 0	-	-	PS0_3 = 0	
P6_6	SCL1 output	-	-	PSL0_6 = 0	PS0_6 = 1	
	SCL1 input	PD6_6 = 0	-	-	PS0_6 = 0	
P6_7	SDA1 output	_	_	PSL0_7 = 0	PS0_7 = 1	
	SDA1 input	PD6_7 = 0	_	-	PS0_7 = 0	
P7_0 ⁽³⁾	SDA2 output	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1	
	SDA2 input	PD7_0 = 0	_	-	PS1_0 = 0	
P7_1 ⁽³⁾	SCL2 output	_	PSC_1 = 0	PSL1_1 = 0	PS1_1 = 1	
	SCL2 input	PD7_1 = 0	_	-	PS1_1 = 0	
P9_1	SCL3 output	-	_	PSL3_1 = 0	PS3_1 = 1	
	SCL3 input	PD9_1 = 0	-	-	PS3_1 = 0	
P9_2	SDA3 output	_	_	PSL3_2 = 0	PS3_2 = 1	
	SDA3 input	PD9_2 = 0	_	-	PS3_2 = 0	
P9_6	SDA4 output	_	PSC3_6 = 0	_	PS3_6 = 1	
	SDA4 input	PD9_6 = 0	_	_	PS3_6 = 0	
P9_7	SCL4 output	_	_	PSL3_7 = 0	PS3_7 = 1	
	SCL4 input	PD9_7 = 0	_	_	PS3_7 = 0	

- 1. Set registers PS0, PS1, and PS3 after setting the other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 and P7_1 are N-channel open drain output ports.

17.1.3.1 Detecting Start Condition and Stop Condition

The MCU detects the start condition and stop condition. The start condition detection interrupt request is generated when the SDAi (i = 0 to 4) pin level changes from high ("H") to low ("L") while the SCLi pin level is held "H". The stop condition detection interrupt request is generated when the SDAi pin level changes from "L" to "H" while the SCLi pin level is held "H".

The start condition detection interrupt shares the Interrupt Control Register and interrupt vector with the stop condition detection interrupt. The BBS bit in the UiSMR register determines which interrupt is requested.




Figure 17.25 Start Condition or Stop Condition Detection

17.1.3.2 Start Condition or Stop Condition Output

The start condition is generated when the STAREQ bit in the UiSMR4 register (i = 0 to 4) is set to 1 (start).

The restart condition is generated when the RSTAREQ bit in the UiSMR4 register is set to 1 (start).

The stop condition is generated when the STPREQ bit in the UiSMR4 is set to 1 (start).

The following is the procedure to output the start condition, restart condition, or stop condition.

- (1) Set the STAREQ bit, RSTAREQ bit, or STPREQ bit to 1 (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to 1 (start/stop condition generation circuit selected). Table 17.13 and Figure 17.26 show functions of the STSPSEL bit.

Table 17.13 STSPSEL Bit Function

Function	STSPSEL = 0	STSPSEL = 1	
Output from pins SCLi and SDAi	Output the serial clock and data. Output of the start condition or stop condition is controlled by software utilizing port functions. (The start condition and stop condition are not automatically generated by hardware)	Output of the start condition or stop condition is controlled by the status of bits STAREQ, RSTAREQ, and STPREQ.	
Timing to generate start condition and stop condition interrupt requests	When start condition and stop condition are detected	When start condition and stop condition generation are completed	




Figure 17.26 STSPSEL Bit Function

17.1.3.3 Arbitration

The ABC bit in the UiSMR register (i = 0 to 4) determines an update timing of the ABT bit in the UiRB register. At the rising edge of the clock input to the SCLi pin, the MCU determines whether a transmit data matches data input to the SDAi pin.

When the ABC bit is set to 0 (update per bit), the ABT bit becomes 1 (detected - arbitration is lost) as soon as a data discrepancy is detected. The ABT bit remains 0 (not detected - arbitration is won) if not detected. When the ABC bit is set to 1 (update per byte), the ABT bit becomes 1 at the falling edge of the ninth cycle of the serial clock if discrepancy is ever detected. When the ABT bit is updated per byte, set the ABT bit to 0 after an ACK detection in the first byte data is completed. Then the next byte data transfer can be started.

When the ALS bit in the UiSMR2 register is set to 1 (SDAi output stopped) and the ABT bit becomes 1 (detected - arbitration is lost), the SDAi pin is placed in a high-impedance state simultaneously.

17.1.3.4 Serial Clock

The serial clock is used to transmit and receive data as is shown in Figure 17.24.

By setting the CSC bit in the UiSMR2 register to 1 (clock synchronized), an internally generated clock (internal SCLi) is synchronized with the external clock applied to the SCLi pin. If the CSC bit is set to 1, the internal SCLi becomes low ("L") when the internal SCLi is held high ("H") and the external clock applied to the SCLi pin is at the falling edge. The contents of the UiBRG register are reloaded and a counting for "L" period is started. When the external clock applied to SCLi pin is held "L" and then the internal SCLi changes "L" to "H", the UiBRG counter stops. The counting is resumed when the clock applied to SCLi pin becomes "H". The UARTi serial clock is equivalent to logical AND operation of the internal SCLi and the clock signal applied to the SCLi pin.

The serial clock is synchronized between a half cycle before the falling edge of the first bit and the rising edge of the ninth bit of the internal SCLi. Select the internal clock as the serial clock while the CSC bit is set to 1.

The SWC bit in the UiSMR2 register determines whether an output signal from the SCLi pin is held "L" at the falling edge of the ninth cycle of the serial clock or not.

When the SCLHI bit in the UiSMR4 register is set to 1 (SCLi output stopped), a SCLi output stops as soon as the stop condition is detected (the SCLi pin is in a high-impedance state).

When the SWC2 bit in the UiSMR2 register is set to 1 (SCLi pin is held "L"), the SCLi pin forcibly outputs an "L" even in the middle of transmitting and receiving. The fixed "L" output from the SCLi pin is cancelled by setting the SWC2 bit to 0 (serial clock), and then the serial clock inputs to or outputs from the SCLi pin.

When the CKPH bit in the UiSMR3 register is set to 1 (clock delay) and the SWC9 bit in the UiSMR4 register is set to 1 (SCLi pin is held "L" after receiving 9th bit), an output signal from the SCLi pin is held "L" at the next falling edge to the ninth bit of the clock. The fixed "L" output from the SCLi pin is cancelled by setting the SWC9 bit to 0 (no wait state/release wait state).

17.1.3.5 SDA Output

Values set in bits 7 to 0 (D7 to D0) in the UiTB register are output in descending order from D7. The ninth bit (D8) is ACK or NACK.

Set the default value of SDAi transmit output, while the IICM bit in the UiSMR register is set to 1 (I²C mode) and bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled).

Bits DL2 to DL0 in the UiSMR3 register determine no delay or delay of 2 to 8 UiBRG register count source cycles are added to an SDAi output.

When the SDHI bit in the UiSMR2 register is set to 1 (SDA output stopped), the SDAi pin is forcibly placed in a high-impedance state. Do not write to the SDHI bit at the rising edge of the UARTi serial clock. The ABT bit in the UiRB register may become 1 (detected).

17.1.3.6 SDA Input

When the IICM2 bit in the UiSMR2 register (i = 0 to 4) is set to 0, the first eight bits of received data are stored into bits 7 to 0 (D7 to D0) in the UiRB register. The ninth bit (D8) is ACK or NACK.

When the IICM2 bit is set to 1, the first seven bits (D7 to D1) of received data are stored into bits 6 to 0 in the UiRB register. The eighth bit (D0) is stored into bit 8 in the UiRB register.

If the IICM2 bit is set to 1 and the CKPH bit in the UiSMR3 register is set to 1 (clock delay), the same data as that of when setting the IICM2 bit to 0 can be returned, by reading the UiRB register after the rising edge of the ninth bit of the serial clock.

17.1.3.7 ACK, NACK

When the STSPSEL bit in the UiSMR4 register is set to 0 (start/stop condition not output) and the ACKC bit in the UiSMR4 register is set to 1 (ACK data output), the SDAi pin outputs the setting value, ACK or NACK, of the ACKD bit in the UiSMR4 register.

If the IICM2 bit is set to 0, the NACK interrupt request is generated when the SDAi pin is held high ("H") at the rising edge of the ninth bit of the serial clock. The ACK interrupt request is generated when the SDAi pin is held low ("L") at the rising edge of the ninth bit of the serial clock.

When ACK is selected to generate a DMA request source, the DMA transfer is activated by an ACK detection.

17.1.3.8 Transmit and Receive Operation Initialization

The following occurs when the STC bit in the UiSMR2 register is set to 1 (UARTi initialized) and the start condition is detected:

- The UARTi transmit shift register is initialized and the contents of the UiTB register are transferred to the UARTi transmit shift register. Then, the transmit operation is started at the next serial clock input to the SCLi pin. UARTi output value remains the same as when the start condition was detected until the first bit data is output.
- The UARTi receive shift register is initialized and the receive operation is started at the next serial clock input to the SCLi pin.
- The SWC bit in the UiSMR2 register becomes 1 (SCLi pin is held "L" after receiving 8th bit). An output from the SCLi pin becomes "L" at the falling edge of the ninth bit of the serial clock.

When UARTi transmit/receive operation is started with setting the STC bit to 1, the TI bit in the UiC1 register remains unchanged. Also, select the external clock as the serial clock to start UARTi transmit/receive operation with setting the STC bit to 1.

17.1.4 **Special Mode 2**

Full-duplex clock synchronous serial communications are allowed in this mode. SS function is used for transmit and receive control. The input signal to the \overline{SSi} pin (i = 0 to 4) determines whether the transmit and receive operation is enabled or disabled. When it is disabled, the output pin is placed in a high-impedance state. Table 17.14 lists specifications of special mode 2. Table 17.15 lists pin settings. Figure 17.27 shows register settings.

Table 17.14 Special Mode 2 Specifications

Item	Specification
Data format	Data length: 8 bits long
Baud rate	 The CKDiR bit in the UiMR register (i = 0 to 4) is set to 0 (internal clock): fj / (2 (m + 1)) fj = f1, f8, f2n⁽¹⁾ m: setting value of the UiBRG register (00h to FFh) The CKDIR bit to 1 (external clock): input from the CLKi pin
Transmit/receive control	SS function Output pin is placed in a high-impedance state to avoid data conflict between a master and other masters, or a slave and other slaves.
Transmit and receive start condition	Internal clock is selected (master mode): • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • "H" signal is applied to the SSi pin when the SS function is used External clock is selected (slave mode)(2): • Set the TE bit to 1 • The TI bit is 0 • Set the RE bit to 1 • "L" signal is applied to the SSi pin If transmit-only operation is performed, the RE bit setting is not required in both cases.
Interrupt request generation timing	Transmit interrupt (The UilRS bit in the UiC1 register selects one of the following): • The UilRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UilRS bit is set to 1 (transmit operation completed): when data transmit operation from the UARTi transmit shift register is completed Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)
Error detection	 Overrun error⁽³⁾ Overrun error occurs when the 7th bit of the next data is received before reading the UiRB register Mode error Mode error occurs when an "L" signal is applied to the SSi pin in master mode
Selectable function	CLK polarity Transmit data output timing and receive data input timing can be selected LSB first or MSB first Data is transmitted or received from either bit 0 or bit 7 Serial data logic inverse Transmit and receive data are logically inverted TXD and RXD I/O polarity Inverse The level output from the TXD pin and the level applied to the RXD pin are inverted. Clock phase One of four combinations of serial clock polarity and phase can be selected

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an external clock is selected, ensure that an "H" signal is applied to the CLKi pin when the CKPOL bit in the UiC0 register is set to 0, and that an "L" signal is applied when the CKPOL bit is set to 1.
- 3. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).



Table 17.15 Pin Settings in Special Mode 2

			Setting		
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC, PSC3 Registers	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_0	SS0 input	PD6_0 = 0	-	-	PS0_0 = 0
P6_1	CLK0 output (master)	_	-	PSL0_1 = 0	PS0_1 = 1
	CLK0 input (slave)	PD6_1 = 0	-	-	PS0_1 = 0
P6_2	RXD0 input (master)	PD6_2 = 0	-	-	PS0_2 = 0
	STXD0 output (slave)	_	-	PSL0_2 = 1	PS0_2 = 1
P6_3	TXD0 output (master)	_	_	PSL0_3 = 0	PS0_3 = 1
	SRXD0 input (slave)	PD6_3 = 0	_	_	PS0_3 = 0
P6_4	SS1 input	PD6_4 = 0	-	-	PS0_4 = 0
P6_5	CLK1 output (master)	_	_	PSL0_5 = 0	PS0_5 = 1
	CLK1 input (slave)	PD6_5 = 0	_	_	PS0_5 = 0
P6_6	RXD1 input (master)	PD6_6 = 0	_	_	PS0_6 = 0
	STXD1 output (slave)	_	-	PSL0_6 = 1	PS0_6 = 1
P6_7	TXD1 output (master)	_	-	PSL0_7 = 0	PS0_7 = 1
	SRXD1 input (slave)	PD6_7 = 0	-	-	PS0_7 = 0
P7_0 ⁽³⁾	TXD2 output (master)	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
	SRXD2 input (slave)	PD7_0 = 0	-	_	PS1_0 = 0
P7_1 ⁽³⁾	RXD2 input (master)	PD7_1 = 0	-	-	PS1_1 = 0
	STXD2 output (slave)	_	-	PSL1_1 = 1	PS1_1 = 1
P7_2	CLK2 output (master)	_	PSC_2 = 0	PSL1_2 = 0	PS1_2 = 1
	CLK2 input (slave)	PD7_2 = 0	-	-	PS1_2 = 0
P7_3	SS2 input	PD7_3 = 0	_	_	PS1_3 = 0
P9_0	CLK3 output (master)	_	_	PSL3_0 = 0	PS3_0 = 1
	CLK3 input (slave)	PD9_0 = 0	_	_	PS3_0 = 0
P9_1	RXD3 input (master)	PD9_1 = 0	_	_	PS3_1 = 0
	STXD3 output (slave)	_	-	PSL3_1 = 1	PS3_1 = 1
P9_2	TXD3 output (master)	_	_	PSL3_2 = 0	PS3_2 = 1
	SRXD3 input (slave)	PD9_2 = 0	_	_	PS3_2 = 0
P9_3	SS3 input	PD9_3 = 0	_	PSL3_3 = 0	PS3_3 = 0
P9_4	SS4 input	PD9_4 = 0	_	PSL3_4 = 0	PS3_4 = 0
P9_5	CLK4 output (master)	_	_	_	PS3_5 = 1
	CLK4 input (slave)	PD9_5 = 0	_	PSL3_5 = 0	PS3_5 = 0
P9_6	TXD4 output (master)	_	PSC3_6 = 0	_	PS3_6 = 1
	SRXD4 input (slave)	PD9_6 = 0	_	PSL3_6 = 0	PS3_6 = 0
P9_7	RXD4 input (master)	PD9_7 = 0	_	_	PS3_7 = 0
	STXD4 output (slave)	_	_	PSL3_7 = 1	PS3_7 = 1

- 1. Set registers PS0, PS1, and PS3 after setting the other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 and P7_1 are N-channel open drain output ports.




Figure 17.27 Register Settings in Special Mode 2

17.1.4.1 Master Mode

Master mode is entered when the DINC bit in the UiSMR3 register (i = 0 to 4) is set to 1. The following pins are used in master mode.

- TXDi: transmit data output
- RXDi: receive data input
- CLKi: serial clock output


To use the SS function, set the SSE bit in the UiSMR3 register to 1. A transmit and receive operation is performed while an "H" is applied to the SSi pin. If an "L" is applied to the SSi pin, the ERR bit in the UiSMR3 register becomes 1 (mode error occurred) and pins CLKi and TXDi are placed in high-impedance states. Set the UiIRS bit in the UiC1 register to 1 (Transmit completion as interrupt source) to verify whether a mode error has occurred or not by checking the EER bit in the transmission complete interrupt routine. To resume serial communication after a mode error occurs, set the ERR bit to 0 (no mode error) while an "H" signal is applied to the SSi pin. Pins TXDi and CLKi become in output mode.

17.1.4.2 Slave Mode

Slave mode is entered when the DINC bit in the UiSMR3 register is set to 0. The following pins are used in slave mode.

- STXDi: transmit data output
- SRXDi: receive data input
- CLKi: serial clock input

To use the SS function, set the SSE bit in the UiSMR3 register to 1. When an "L" signal is applied to the \overline{SSi} input pin, the serial clock input is enabled, and a transmit and receive operation becomes available. When an "H" signal is applied to the \overline{SSi} pin, the serial clock input to the CLKi pin is ignored and the STXDi pin is placed in a high-impedance state.



Serial Bus Communication Control with SSi Pin **Figure 17.28**

17.1.4.3 Clock Phase Setting Function

The clock polarity and clock phase are selected from four combinations of the CKPH and CKPOL bits in the UiSMR3 register (i = 0 to 4). The master must have the same serial clock polarity and phase as the slaves involved in the communication. Figure 17.29 shows a transmit and receive operation timing.




Figure 17.29 Transmit and Receive Operation Timing in Special Mode 2

17.1.5 Special Mode 3 (GCI Mode)

Full-duplex clock synchronous serial communications are allowed in this mode. When a trigger is input to the \overline{CTSi} (i = 0 to 4) pin, the internal clock which is synchronized with the continuous external clock is generated, and a transmit and receive operation is started.

Table 17.16 lists specifications of GCI mode. Table 17.17 lists pin settings. Figure 17.30 shows register settings.

Table 17.16 GCI Mode Specifications

Item	Specification			
Data format	Data length: 8 bits long			
Serial clock	Select the external clock Set the CKDIR bit in the UiMR register (i = 0 to 4) to 1 (external clock). When a trigger is input, the external clock or the clock divided by 2 becomes the serial clock.			
Transmit and receive start condition	A transmit and receive operation starts when a trigger is input to the CTSi pin after all the following are met: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 1 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • Set the SCLKSTPB bit in the UiC1 register is set to 0 (clock-divided synchronization stopped) The SCLKSTPB bit becomes 1 (clock-divided synchronization started) when a trigger is input to the CTSi pin			
Transmit and receive stop condition	The SCLKSTPB bit in the UiC1 register is set to 0			
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the UiC1 register selects one of the following): • The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UiIRS bit is set to 1 (transmit operation completed): when data transmit operation from the UARTi transmit shift register is completed Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)			
Error detection	Overrun error ⁽¹⁾ Overrun error occurs when the 7th bit of the next data is received before reading the UiRB register			

NOTE:

1. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).

Table 17.17 Pin Settings in GCI Mode

		Bit Setting			
Port	Function	PD6, PD7, PD9 Registers ⁽²⁾	PSC, PSC3 Registers	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_0	CTS0 input(3)	PD6_0 = 0	-	-	PS0_0 = 0
P6_1	CLK0 input	PD6_1 = 0	-	_	PS0_1 = 0
P6_2	RXD0 input	PD6_2 = 0	-	_	PS0_2 = 0
P6_3	TXD0 output	_	_	PSL0_3 = 0	PS0_3 = 1
P6_4	CTS1 input ⁽³⁾	PD6_4 = 0	_	-	PS0_4 = 0
P6_5	CLK1 input	PD6_5 = 0	_	-	PS0_5 = 0
P6_6	RXD1 input	PD6_6 = 0	_	-	PS0_6 = 0
P6_7	TXD1 output	-	-	PSL0_7 = 0	PS0_7 = 1
P7_0 ⁽⁴⁾	TXD2 output	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
P7_1	RXD2 input	PD7_1 = 0	_	_	PS1_1 = 0
P7_2	CLK2 input	PD7_2 = 0	-	-	PS1_2 = 0
P7_3	CTS2 input ⁽³⁾	PD7_3 = 0	_	_	PS1_3 = 0
P9_0	CLK3 input	PD9_0 = 0	_	_	PS3_0 = 0
P9_1	RXD3 input	PD9_1 = 0	_	_	PS3_1 = 0
P9_2	TXD3 output	_	_	PSL3_2 = 0	PS3_2 = 1
P9_3	CTS3 input(3)	PD9_3 = 0	-	PSL3_3 = 0	PS3_3 = 0
P9_4	CTS4 input ⁽³⁾	PD9_4 = 0	_	PSL3_4 = 0	PS3_4 = 0
P9_5	CLK4 input	PD9_5 = 0	_	PSL3_5 = 0	PS3_5 = 0
P9_6	TXD4 output	_	PSC3_6 = 0	_	PS3_6 = 1
P9_7	RXD4 input	PD9_7 = 0	_	_	PS3_7 = 0

- 1. Set registers PS0, PS1, and PS3 after setting the other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. CTS input is used as a trigger signal input.
- 4. P7_0 is an N-channel open drain output port.




Figure 17.30 Register Settings in GCI Mode

Set the SU1HIM bit in the UiSMR2 register (i = 0 to 4) and the SCLKDIV bit in the UiSMR register to values shown in Table 17.18, and apply a trigger signal to the \overline{CTSi} pin. Then, the SCLKSTPB bit becomes 1 and a transmit and receive operation starts. Either the same clock cycle as the external clock or the external clock cycle divided by two can be selected for the serial clock.

When the SCLKSTPB bit in the UiC1 register is set to 0, a transmission and reception in progress stops immediately.

Figure 17.31 shows an example of the clock-divided synchronous function.

Table 17.18 Clock-Divided Synchronous Function Select

SCLKDIV bit in the UiSMR register	SU1HIM bit in the UiSMR2 register	Clock-Divided Synchronous Function
0	0	Not synchronized
0	1	Same clock cycle as the external clock
1	0 or 1	External clock cycle divided by 2




Figure 17.31 Clock-Divided Synchronous Function

17.1.6 Special Mode 4 (SIM Mode)

In SIM mode, the MCU can communicate with SIM interface devices using UART mode. Both direct and inverse formats are available. The TXDi pin (i = 0 to 4) outputs a low-level ("L") signal when a parity error is detected.

Table 17.19 lists specifications of SIM mode. Table 17.20 list pin settings. Figure 17.32 lists register settings. Figure 17.33 shows an example of SIM interface operation. Figure 17.34 shows an example of SIM interface connection.

Table 17.19 SIM Mode Specifications

Item	Specification		
Data format	Data length 8-bit UART mode One stop bit Direct format: Parity: even Data logic: direct (not inverted) Bit order: LSB first Inverse format: Parity: odd Data logic: inverse (inverted) Bit order: MSB first		
Baud rate	Set the CKDIR bit in the UiMR register is 0 (internal clock): fj / (16 (m + 1)) fj = f1, f8, f2n ⁽¹⁾ m: setting value of the UiBRG register (00h to FFh)		
Transmit/receive control	CTS/RTS function disabled		
Transmit start condition	To start transmit operation, all of the following must be met: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register)		
Receive start condition	To start receive operation, all of the following must be met: • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • The start bit is detected		
Interrupt request generation timing	Transmit interrupt: Set the UiIRS bit in the UiC1 register to 1 (transmit operation completed) when the stop bit is output from the UARTi transmit shift register Receive interrupt: when data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)		
Error detection	 Overrun error⁽²⁾ Overrun error occurs when the preceding bit of the stop bit of the next data is received before reading the UiRB register Framing error Framing error occurs when the number of the stop bits set using the STPS bit in the UiMR register is not detected Parity error Parity error occurs when parity is enabled and the received data does not have the correct even or odd parity set with the PRY bit in the UiMR register. Error sum flag Error sum flag becomes 1 when an overrun, framing, or parity error occurs 		

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an overrun error occurs, a read from the UiRB register returns undefined values. The IR bit in the SiRIC register remains unchanged as 0 (interrupt not requested).

Table 17.20 Pin Settings in SIM Mode

	Function	Bit Setting			
Port		PD6, PD7, PD9 Registers ⁽²⁾	PSC, PSC3 Registers	PSL0, PSL1, PSL3 Registers	PS0, PS1, PS3 Registers ⁽¹⁾⁽²⁾
P6_2	RXD0 input	PD6_2 = 0	_	_	PS0_2 = 0
P6_3	TXD0 output	_	_	PSL0_3 = 0	PS0_3 = 1
P6_6	RXD1 input	PD6_6 = 0	_	_	PS0_6 = 0
P6_7	TXD1 output	_	-	PSL0_7 = 0	PS0_7 = 1
P7_0 ⁽³⁾	TXD2 output	_	PSC_0 = 0	PSL1_0 = 0	PS1_0 = 1
P7_1	RXD2 input	PD7_1 = 0	_	_	PS1_1 = 0
P9_1	RXD3 input	PD9_1 = 0	-	_	PS3_1 = 0
P9_2	TXD3 output	_	_	PSL3_2 = 0	PS3_2 = 1
P9_6	TXD4 output	-	PSC3_6 = 0	_	PS3_6 = 1
P9_7	RXD4 input	PD9_7 = 0	_	_	PS3_7 = 0

- 1. Set registers PS0, PS1, and PS3 after setting the other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. P7_0 is an N-channel open drain output port.




Figure 17.32 Register Settings in SIM Mode




Figure 17.33 SIM Interface Operation




Figure 17.34 SIM Interface Connection

17.1.6.1 Parity Error Signal Output Function

When the UiERE bit in the UiC1 register (i = 0 to 4) is set to 1 (error signal output), the parity error signal output is enabled. The parity error signal is output when a parity error is detected upon receiving data, and an "L" signal is output from the TXDi pin in the timing shown in Figure 17.35. If the UiRB register is read while a parity error signal is output, the PER bit in the UiRB register is set to 0 (no parity error) and the TXDi pin level becomes back to "H".

To determine whether the parity error signal is output or not, read the port that shares a pin with the RXDi pin in the transmission complete interrupt routine.




Figure 17.35 Parity Error Signal Output Timing

17.1.6.2 Formats

17.1.6.2.1 Direct Format

When data is transmitted, data set in the UiTB register (i = 0 to 4) is transmitted with even parity, starting from D0. When data is received, received data is stored into the UiRB register, starting from D0. A parity error is determined with even parity.

Set the bits as follows to transmit or receive in the direct format.

- Set the PRYE bit in the UiMR register to 1 (parity enabled).
- Set the PRY bit in the UiMR register to 1 (even parity).
- Set the UFORM bit in the UiC0 register to 0 (LSB first).
- Set the UiLCH bit in the UiC1 register to 0 (not inverted).

17.1.6.2.2 Inverse Format

When data is transmitted, values set in the UiTB register are logically inverted. The data with the inverted values is transmitted with odd parity, starting from D7. When data is received, received data is logically inverted to be stored into the UiRB register, starting from D7. A parity error is determined with odd parity. Set the bits as follows to transmit or receive in the inverse format.

- Set the PRYE bit to 1 (parity enabled).
- Set the PRY bit to 0 (odd parity).
- Set the UFORM bit to 1 (MSB first).
- Set the UiLCH bit to 1 (inverted).




Figure 17.36 SIM Interface Formats

17.1.7 Special Mode 5 (IrDA mode) • • • UART0

Input and output data in clock asynchronous mode are converted into the format supporting IrDA physical layer specification v.1.0. The UART0 transmit data is encoded and output in the RZI (Return to Zero Inverted) format. Input data in the RZI format is decoded to the NRZ (None Return to Zero) format and becomes the UART0 reception input data. Refer to the **17.1.2** Clock Asynchronous (UART) Mode for details on clock asynchronous mode.

Table 17.21 lists specifications of IrDA mode. Figure 17.37 shows a block diagram. Figure 17.38 shows a register associated with IrDA mode. Figure 17.39 shows an IrDA operation.

Table 17.21 IrDA Mode Specifications

Item	Specification
"0" output pulse width	PLSSEL bit in the IRCON register is set to 0 (3/16 of the bit rate)
	$\frac{3}{16}$ bit time
	PLSSEL bit is set to 1 (set by bits IRPD0, IRPD1, IRCK)
	Selectable among $\frac{1}{\text{fi}}$, $\frac{2}{\text{fi}}$, $\frac{4}{\text{fi}}$, $\frac{8}{\text{fi}}$ fi = f1 or f8
"0" input pulse width	Input the pulse which is longer than $\frac{3}{fi}$
I/O polarity	Encode logic "0" to a high pulse, decode a high pulse as logic "0" Encode logic "0" to a low pulse, decode a low pulse as logic "0"




Figure 17.37 IrDA Mode Block Diagram




Figure 17.38 IRCON Register




Figure 17.39 IrDA Operation

17.2 UART5 and UART6

Figure 17.40 shows a UART5 and UART6 block diagram. Figures 17.41 to 17.45 show the registers associated with UART5 and UART6. Refer to the tables <u>listing register</u> and pin settings in each mode. Refer to **11.11 Intelligent I/O, CAN, UART5, UART6, and INT6 to INT8 Interrupts** for details on UART5 and UART6 transmit/receive interrupts.




Figure 17.40 UART5 and UART6 Block Diagram




Figure 17.41 U56IS Register




Figure 17.42 U5MR and U6MR Registers




Figure 17.43 U5C0 and U6C0 Registers, U5BRG and U6BRG Registers






Figure 17.44 U56CON Register, U5C1 and U6C1 Registers



UARTi Receive Buffer Register (i = 5, 6)



- 1. When bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (receive operation disabled), bits OER, FER, PER, and SUM become 0. When all of bits OER, FER, and PER become 0, the SUM bit also becomes 0. Bits FER and PER become 0 by reading the low-order byte in the UiRB register.
- 2. Bits FER, PER, and SUM are disabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous mode) . A read from these bits returns undefined value.

Figure 17.45 U5TB and U6TB Registers, U5RB and U6RB Registers

^{1.} Read-modify-write instructions cannot be used to set the UiTB register. Refer to Usage Notes for details.

17.2.1 Clock Synchronous Mode

Full-duplex clock synchronous serial communications are allowed in this mode. CTS/RTS function can be used for transmit and receive control.

Table 17.22 lists specifications of clock synchronous mode. Table 17.23 lists pin settings. Figure 17.46 shows register settings. Figure 17.47 shows an example of a transmit and receive operation when an internal clock is selected. Figure 17.48 shows an example of a receive operation when an external clock is selected.

Table 17.22 Clock Synchronous Mode Specifications

Item	Specification
Data format	Data length: 8 bits long
Serial clock	Internal clock or external clock can be selected with the CKDIR bit in the UiMR register (i = 5 and 6).
Baud rate	 • When the CKDIR bit is set to 0 (internal clock): fj / (2 (m + 1)) fj = f1, f8, f2n⁽¹⁾ m: setting value of the UiBRG register (00h to FFh) • When the CKDIR bit is set to 1 (external clock): clock input to the CLKi pin
Transmit/receive control	Selectable among the CTS function, RTS function, or CTS/RTS function disabled
Transmit and receive start condition	Internal clock is selected: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • "L" signal is applied to the CTSi pin when the CTS function is used External clock is selected(2): • Set the TE bit to 1 • The TI bit is 0 • Set the RE bit to 1 • The RI bit in the UiC1 register is 0 when the RTS function is used When above 4 conditions are met, RTSi pin outputs "L" If transmit-only operation is performed, the RE bit setting is not required in both cases.
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the U56CON register selects one of the following): • The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) • The UiIRS bit is set to 1 (transmit operation completed): when data transmit operation from the UARTi transmit shift register is completed Receive interrupt: • When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)
Error detection	Overrun error ⁽³⁾ Overrun error occurs when the 7th bit of the next data is received before reading the UiRB register
Selectable function	CLK polarity Transmit data output timing and receive data input timing can be selected LSB first or MSB first Data is transmitted and received from either bit 0 or bit 7 Continuous receive mode The TI bit becomes 0 by reading the UiRB register

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an external clock is selected, ensure that an "H" signal is applied to the CLKi pin when the CKPOL bit in the UiC0 register is set to 0, and that an "L" signal is applied when the CKPOL bit is set to 1.
- 3. If an overrun error occurs, a read from the UiRB register returns undefined values. The U5RR bit in the IIO0IR register and the U6RR bit in the IIO9IR register remain unchanged as 0 (interrupt not requested).

Table 17.23 Pin Settings in Clock Synchronous Mode

	Bit Setting							
Port	Function	PD7, PD8, PD12, PD15 Registers	U56IS Register	PSE1, PSE2 Registers	PSD1, PSD2 Registers	PSC, PSC2, PSC6 Registers	PSL1, PSL2, PSL6, PSL9 Registers	PS1, PS2, PS6, PS9 Registers
P7_6	TXD5 output ⁽²⁾	_	_	PSE1_6 = 1	PSD1_6 = 1	PSC_6 = 0	PSL1_6 = 0	PS1_6 = 1
P7_7	CLK5 input	PD7_7 = 0	U5CLK = 0	ı	ı	_	ı	PS1_7 = 0
	CLK5 output	_	_	PSE1_7 = 0	PSD1_7 = 1	_	PSL1_7 = 1	PS1_7 = 1
P8_0	RXD5 input	PD8_0 = 0	U5RXD = 0	_	_	_	_	PS2_0 = 0
P8_1	CTS5 input	PD8_1 = 0	U5CTS = 0	_	_	_	_	PS2_1 = 0
-0_1	RTS5 output	_	_	PSE2_1 = 0	PSD2_1 = 1	PSC2_1 = 1	PSL2_1 = 1	PS2_1 = 1
P12_0	TXD6 output ⁽²⁾	_	ı	ı	ı	PSC6_0 = 1	PSL6_0 = 0	PS6_0 = 1
P12_1	CLK6 input	PD12_1 = 0	U6CLK = 1	_	_	_	_	PS6_1 = 0
	CLK6 output	_	_	_	_	PSC6_1 = 1	PSL6_1 = 0	PS6_1 = 1
P12_2	RXD6 input	PD12_2 = 0	U6RXD = 1	ı	ı	_	ı	-
P12_3	CTS6 input	PD12_3 = 0	U6CTS = 1	_	_	_	_	PS6_3 = 0
1 12_3	RTS6 output	_	ı	ı	ı	PSC6_3 = 1	PSL6_3 = 0	PS6_3 = 1
P15_0	TXD5 output ⁽²⁾	_	-	1	1	_	PSL9_0 = 1	PS9_0 = 1
P15_1	CLK5 input ⁽³⁾	PD15_1 = 0	U5CLK = 1	_	_	_	_	PS9_1 = 0
- 13_1	CLK5 output	_	_	_	_	_	PSL9_1 = 1	PS9_1 = 1
P15_2	RXD5 input ⁽³⁾	PD15_2 = 0	U5RXD = 1	_	_	_	_	_
P15_3	CTS5 input(3)	PD15_3 = 0	U5CTS = 1	_	_	_	_	PS9_3 = 0
1 13_3	RTS5 output	_	ı	ı	ı	_	ı	PS9_3 = 1
P15_4	TXD6 output ⁽²⁾	_	ı	ı	ı	_	PSL9_4 = 1	PS9_4 = 1
P15_5	RXD6 input ⁽³⁾	PD15_5 = 0	U6RXD = 0	_	_	_	_	_
P15_6	CLK6 input ⁽³⁾	PD15_6 = 0	U6CLK = 0	_	_	-	_	PS9_6 = 0
1 15_0	CLK6 output	-	_	_	_	-	_	PS9_6 = 1
P15_7	CTS6 input(3)	PD15_7 = 0	U6CTS = 0			_	_	PS9_7 = 0
1-10_1	RTS6 output	_	_	_	_	_	_	PS9_7 = 1

- 1. Set registers PS1, PS2, PS6 and PS9 after setting the other registers.
- 2. After UARTi (i = 5, 6) operating mode is selected in the UiMR register and the pin function is set in the Function Select Registers, the TXDi pin outputs an "H" signal until a transmit operation starts.
- 3. Set both the IPSB_k bit in the IPSB register and the IPS2 bit in the IPS register to 0, when the port P15_k (k = 0 to 7) is used for a peripheral function input.




Figure 17.46 Register Settings in Clock Synchronous Mode




Figure 17.47 Transmit and Receive Operation when Internal Clock is Selected




Figure 17.48 Receive Operation when External Clock is Selected

17.2.1.1 CLK Polarity

As shown in Figure 17.49, the CKPOL bit in the UiC0 register (i = 5, 6) determines the polarity of the serial clock.




Figure 17.49 Serial Clock Polarity

17.2.1.2 LSB First or MSB First

As shown in Figure 17.50, the UFORM bit in the UiC0 register (i = 5, 6) determines a bit order.




Figure 17.50 Bit order (8-Bit Data Length)

17.2.1.3 Continuous Receive Mode

Continuous receive mode can be used when all of the following conditions are met.

- External clock is selected (the CKDIR bit in the UiMR register (i = 5 and 6) is set to 1)
- RTS function is disabled (RTSi pin is not selected in the Function Select Register)

When the UiRRM bit in the U56CON register is set to 1 (continuous receive mode enabled), the TI bit in the UiC1 register becomes 0 (data in the UiTB register) by reading the UiRB register. Do not set dummy data to the UiTB register if the UiRRM bit is set to 1.

17.2.1.4 CTS/RTS Function

• CTS Function

Transmit and receive operation is controlled by using the input signal to the $\overline{\text{CTSi}}$ pin (i = 5 and 6). To use the CTS function, select the I/O port in the Function Select Register, set the CRD bit in the UiC0 register to 0 (CTS function enabled), and the CRS bit to 0 (CTS function selected).

With the CTS function used, the transmit and receive operation starts when all the following conditions are met and an "L" signal is applied to the \overline{CTSi} pin.

- -The TE bit in the UiC1 register is set to 1 (transmit operation enabled)
- -The TI bit in the UiC1 register is 0 (data in the UiTB register)
- -The RE bit in the UiC1 register is set to 1 (receive operation enabled)

(If transmit-only operation is performed, the RE bit setting is not required)

When a high-level ("H") signal is applied to the $\overline{\text{CTSi}}$ pin during transmitting and receiving, the transmit and receive operation is disabled after the transmit and receive operation in progress is completed.

RTS Function

The MCU can inform the external device that it is ready for a transmit and receive operation by using the output signal from the \overline{RTSi} pin. To use the RTS function, select the \overline{RTSi} pin in the Function Select Register.

With the RTS function used, the \overline{RTSi} pin outputs an "L" signal when all the following conditions are met, and outputs an "H" when the serial clock is input to the CLKi pin.

- -The RI bit in the UiC1 register is 0 (no data in the UiRB register)
- -The TE bit is set to 1 (transmit operation enabled)
- -The RE bit is set to 1 (receive operation enabled)

(If transmit-only operation is performed, the RE bit setting is not required)

-The TI bit is 0 (data in the UiTB register)

17.2.1.5 Procedure When the Communication Error is Occurred

Follow the procedure below when a communication error is occurred in clock synchronous mode.

- (1) Set the TE bit in the UiC1 register (i = 5 and 6) to 0 (transmit operation disabled) and the RE bit to 0 (receive operation disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous mode).
- (4) Set the TE bit to 1 (transmit operation enabled) and the RE bit to 1 (receive operation enabled).

17.2.2 Clock Asynchronous (UART) Mode

Full-duplex asynchronous serial communications are allowed in this mode. Table 17.24 lists specifications of UART mode. Table 17.25 lists pin settings. Figure 17.51 shows register settings. Figure 17.52 shows an example of a transmit operation. Figure 17.53 shows an example of a receive operation.

Table 17.24 UART Mode Specifications

Item	Specification
Data format	 Data length: selectable among 7 bits, 8 bits, or 9 bits long Start bit: 1 bit long Parity bit: selectable among odd, even, or none Stop bit: selectable from 1 bit or 2 bits long
Baud rate	fj / (16 (m + 1)) fj = f1, f8, f2n ⁽¹⁾ , fEXT m: setting value of the UiBRG register (00h to FFh) (i = 5, 6) fEXT: clock input to the CLKi pin when the CKDIR bit in the UiMR register is set to 1 (external clock)
Transmit/receive control	Selectable among CTS function, RTS function or CTS/RTS function disabled
Transmit start condition	To start transmit operation, all of the following must be met: • Set the TE bit in the UiC1 register to 1 (transmit operation enabled) • The TI bit in the UiC1 register is 0 (data in the UiTB register) • Apply a low-level ("L") signal to the CTSi pin when the CTS function is selected
Receive start condition	To start receive operation, all of the following must be met: • Set the RE bit in the UiC1 register to 1 (receive operation enabled) • The RI bit is 1 (no data in UiRB register) when RTS function is used. When the above two conditions are met, the RTSi pin output an "L" signal. • The start bit is detected
Interrupt request generation timing	Transmit interrupt (The UiIRS bit in the U56CON register selects one of the following): The UiIRS bit is set to 0 (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit shift register (transmit operation started) The UiIRS bit is set to 1 (transmit operation completed): when the final stop bit is output from the UARTi transmit shift register Receive interrupt: When data is transferred from the UARTi receive shift register to the UiRB register (receive operation completed)
Error detection	 Overrun error⁽²⁾ Overrun error occurs when the preceding bit of the final stop bit of the next data (the first stop bit when selecting 2 stop bits) is received before reading the UiRB register Framing error Framing error occurs when the number of the stop bits set by the STPS bit in the UiMR register is not detected Parity error Parity error occurs when parity is enabled and the received data does not have the correct even or odd parity set by the PRY bit in the UiMR register. Error sum flag Error sum flag is set to 1 when any of overrun, framing, and parity errors occurs
Selectable function	LSB first or MSB first Data is transmitted or received from either bit 0 or bit 7

- 1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
- 2. If an overrun error occurs, the content of the UiRB register is undefined. The U5RR bit in the IIO0IR register and the U6RR bit in the IIO9IR register remain unchanged as 0 (interrupt not requested).

Table 17.25 Pin Settings in UART Mode

		Bit Setting						
Port	Function	PD7, PD8, PD12, PD15 Registers	U56IS Register	PSE1, PSE2 Registers	PSD1, PSD2 Registers	PSC, PSC2, PSC6 Registers	PSL1, PSL2, PSL6, PSL9 Registers	PS1, PS2, PS6, PS9 Registers
P7_6	TXD5 output ⁽²⁾	_	_	PSE1_6 = 1	PSD1_6 = 1	PSC_6 = 0	PSL1_6 = 0	PS1_6 = 1
P7_7	CLK5 input	PD7_7 = 0	U5CLK = 0	_	_	_	_	PS1_7 = 0
P8_0	RXD5 input	PD8_0 = 0	U5RXD = 0	_	_	_	_	PS2_0 = 0
P8_1	CTS5 input	PD8_1 = 0	U5CTS = 0	_	_	_	_	PS2_1 = 0
	RTS5 output	_	_	PSE2_1 = 0	PSD2_1 = 1	PSC2_1 = 1	PSL2_1 = 1	PS2_1 = 1
P12_0	TXD6 output ⁽²⁾	_	_	_	_	PSC6_0 = 1	PSL6_0 = 0	PS6_0 = 1
P12_1	CLK6 input	PD12_1 = 0	U6CLK = 1	_	_	_	_	PS6_1 = 0
P12_2	RXD6 input	PD12_2 = 0	U6RXD = 1	ı	ı	_	_	_
P12_3	CTS6 input	PD12_3 = 0	U6CTS = 1	ı	ı	_	_	PS6_3 = 0
	RTS6 output	1	1	ı	ı	PSC6_3 = 1	PSL6_3 = 0	PS6_3 = 1
P15_0	TXD5 output ⁽²⁾	1	1	ı	ı	_	PSL9_0 = 1	PS9_0 = 1
P15_1	CLK5 input ⁽³⁾	PD15_1 = 0	U5CLK = 1	ı	ı	_	_	PS9_1 = 0
P15_2	RXD5 input ⁽³⁾	PD15_2 = 0	U5RXD = 1	ı	ı	_	_	_
P15_3	CTS5 input ⁽³⁾	PD15_3 = 0	U5CTS = 1	-	-	_	_	PS9_3 = 0
	RTS5 output	-	-	-	-	_	_	PS9_3 = 1
P15_4	TXD6 output ⁽²⁾	1	1	ı	ı	_	PSL9_4 = 1	PS9_4 = 1
P15_5	RXD6 input ⁽³⁾	PD15_5 = 0	U6RXD = 0	ı	ı	_	_	_
P15_6	CLK6 input ⁽³⁾	PD15_6 = 0	U6CLK = 0	_	-	_	-	PS9_6 = 0
P15_7	CTS6 input ⁽³⁾	PD15_7 = 0	U6CTS = 0	-	-	_	_	PS9_7 = 0
	RTS6 output	_	_	_	_	_	_	PS9_7 = 1

- 1. Set registers PS1, PS2, PS6, and PS9 after setting the other registers.
- 2. After UARTi (i = 5, 6) operating mode is selected in the UiMR register and the pin function is set in the Function Select Registers, the TXDi pin outputs an "H" signal until a transmit operation starts.
- 3. Set both the IPSB_k bit in the IPSB register and the IPS2 bit in the IPS register to 0, when the port P15_k (k = 0 to 7) is used for a peripheral function input.




Figure 17.51 Register Settings in UART Mode




Figure 17.52 Transmit Operation in UART mode




Figure 17.53 Receive Operation in UART Mode

17.2.2.1 Baud Rate

In UART mode, the baud rate is the clock frequency divided by the setting value of the UiBRG register (i = 5 and 6) and again divided by 16. Table 17.26 lists an example of baud rate setting.

Actual baud rate =
$$\frac{\text{UiBRG register count source}}{16 \times (\text{UiBRG register setting value} + 1)}$$

Table 17.26 Baud Rate

Target	UiBRG			Peripheral C	lock: 24MHz	Peripheral Clock: 32MHz	
Baud Rate (bps)	Count Source	UiBRG Setting Value: n	Actual Baud Rate (bps)	UiBRG Setting Value: n	Actual Baud Rate (bps)	UiBRG Setting Value: n	Actual Baud Rate (bps)
1200	f8	103(67h)	1202	155(9Bh)	1202	207(CFh)	1202
2400	f8	51(33h)	2404	77(4Dh)	2404	103(67h)	2404
4800	f8	25(19h)	4808	38(26h)	4808	51(33h)	4808
9600	f1	103(67h)	9615	155(9Bh)	9615	207(CFh)	9615
14400	f1	68(44h)	14493	103(67h)	14423	138(8Ah)	14388
19200	f1	51(33h)	19231	77(4Dh)	19231	103(67h)	19231
28800	f1	34(22h)	28571	51(33h)	28846	68(44h)	28986
31250	f1	31(1Fh)	31250	47(2Fh)	31250	63(3Fh)	31250
38400	f1	25(19h)	38462	38(26h)	38462	51(33h)	38462
51200	f1	19(13h)	50000	28(1Ch)	51724	38(26h)	51282

17.2.2.2 LSB First or MSB First

As shown in Figure 17.54, the UFORM bit in the UiC0 register (i = 5 and 6) determines a bit order. This function is can be used when data length is 8 bits long.




Figure 17.54 Bit Order

17.2.2.3 CTS/RTS Function

• CTS Function

Transmit operation is controlled by using the input signal to the \overline{CTSi} pin (i = 5 and 6). To use the CTS function, select the I/O port in the Function Select Register, set the CRD bit in the UiC0 register to 0 (CTS function enabled), and the CRS bit to 0 (CTS function selected).

With the CTS function used, the transmit operation starts when all the following conditions are met and an "L" signal is applied to the CTSi pin.

- -The TE bit in the UiC1 register is set to 1 (transmit operation enabled)
- -The TI bit in the UiC1 register is 0 (data in the UiTB register)

When a high-level ("H") signal is applied to the CTSi pin during transmitting, the transmit operation is disabled after the transmit operation in progress is completed.

• RTS Function

The MCU can inform the external device that it is ready for a receive operation by using the output signal from the $\overline{\text{RTSi}}$ pin. To use the RTS function, select the $\overline{\text{RTSi}}$ pin in the Function Select Register.

With the RTS function used, the \overline{RTSi} pin outputs an "L" signal when all the following conditions are met, and outputs an "H" when the start bit is detected.

- -The RI bit in the UiC1 register is 0 (no data in the UiRB register)
- -The RE bit is set to 1 (receive operation enabled)

17.2.2.4 Procedure When the Communication Error is Occurred

Follow the procedure below when a communication error is occurred in UART mode.

- (1) Set the TE bit in the UiC1 register (i = 5 and 6) to 0 (transmit operation disabled) and the RE bit to 0 (receive operation disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit data length), 101b (UART mode, 8-bit data length), or 110b (UART mode, 9-bit data length).
- (4) Set the TE bit to 1 (transmit operation enabled) and the RE bit to 1 (receive operation enabled).

18. A/D Converter

NOTE

The 144-pin package is described as an example in this chapter. Pins AN15_0 to AN15_7 are not provided in the 100-pin package.

M32C/87 Group (M32C/87A, M32C/87B) has one 10-bit successive approximation A/D converter with a capacitance coupled amplifier.

The results of A/D conversion are stored into the AD0i registers (i = 0 to 7) corresponding to the selected pins. When using DMAC operating mode, the conversion results are stored only into the AD00 register.

Table 18.1 lists specifications of the A/D converter. Figure 18.1 shows a block diagram of the A/D converter. Figures 18.2 to 18.6 show registers associated with the A/D converter.

Table 18.1 A/D Converter Specifications

Item	Specification
A/D conversion method	Successive approximation (with capacitance coupled amplifier)
Analog input voltage	0 V to AVCC (VCC1)
Operating clock $\phi AD^{(1)}$	fAD, fAD/2, fAD/3, fAD/4, fAD/6, fAD/8
Resolution	Selectable from 8 bits or 10 bits
Operating modes	One-shot mode Repeat mode Single sweep mode Repeat sweep mode 0 Repeat sweep mode 1 Multi-port single sweep mode Multi-port repeat sweep mode 0
Analog input pins ⁽²⁾	144 pin package: 34 pins 8 pins each for AN (AN_0 to AN_7), AN0 (AN0_0 to AN0_7), AN2 (AN2_0 to AN2_7), and AN15 (AN15_0 to AN15_7) 2 extended input pins (ANEX0 and ANEX1) 100 pin package: 26 pins 8 pins each for AN (AN_0 to AN_7), AN0 (AN0_0 to AN0_7), AN2 (AN2_0 to AN2_7) 2 extended input pins (ANEX0 and ANEX1)
A/D conversion start condition	Software trigger The ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts). External trigger (retrigger is enabled) When the falling edge is detected at the ADTRG pin after the ADST bit is set to 1. Hardware trigger (retrigger is enabled) Timer B2 interrupt request of the three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.
Conversion rate per pin	 Without sample and hold function 8-bit resolution: 49 φAD cycles, 10-bit resolution: 59 φAD cycles With sample and hold function 8-bit resolution: 28 φAD cycles, 10-bit resolution: 33 φAD cycles

- 1. The ϕ AD frequency must be 16 MHz or lower when VCC1 = 4.2 to 5.5 V. The ϕ AD frequency must be 10 MHz or lower when VCC1 = 3.0 to 5.5 V. Without the sample and hold function, the ϕ AD frequency must be 250 kHz or higher. With the sample and hold function, the ϕ AD frequency must be 1 MHz or higher.
- 2. AVCC = VCC1 ≥ VCC2 AD input (AN_0 to AN_7, AN15_0 to AN15_7, ANEX0, ANEX1) ≤ VCC1, AD input (AN0_0 to AN0_7, AN2_0 to AN2_7) ≤ VCC2








Figure 18.1 A/D Converter Block Diagram



- 1. If the AD0CON0 register is rewritten during A/D conversion, the conversion result will be incorrect.
- Analog input pins must be configured again after an A/D operating mode is changed.
 Bits CH2 to CH0 are enabled in one-shot mode and repeat mode.
- 4. To set the TRG bit to 1, select a trigger source using the TRG0 bit in the AD0CON2 register. Then, set the ADST bit to 1 after the TRG bit is set to 1.
- 5. ϕ AD frequency must be 16 MHz or lower when VCC1 = 4.2 to 5.5V. φAD frequency must be 10 MHz or lower when VCC1 = 3.0 to 5.5V. φAD is selected by the combination of the CKS0 bit, the CKS1 in the AD0CON1 register, and the CKS2 bit in the AD0CON3 register.

CKS2 bit in AD0CON3 register	CKS0 bit in AD0CON0 register	CKS1 bit in AD0CON1 register	φAD
	0	0	fAD divided by 4
0	O	1	fAD divided by 3
	1	0	fAD divided by 2
	'	1	fAD
4	0	0	fAD divided by 8
1	U	1	fAD divided by 6

Figure 18.2 **AD0CON0** Register



- 1. If the AD0CON1 register is rewritten during A/D conversion, the conversion result will be incorrect.
- 2. Bits SCAN1 and SCAN0 are enabled in single sweep mode, repeat sweep mode 0, 1, multi-port single sweep mode, and multiport repeat sweep mode 0.
- 3. These are prioritized pins used for A/D conversion when the MD2 bit is set to 1.
- 4. When the MSS bit in the AD0CON3 register is set to 1 (multi-port sweep mode used);
 - -set bits SCAN1 and SCAN0 to 11b
 - -set the MD2 bit to 0
 - -set bits OPA1 and OPA0 to 00b.
- 5. Refer to the note for the CKS0 bit in the AD0CON0 register.
- 6. Bits OPA1 and OPA0 can be set to 01b or 10b in one-shot mode and repeat mode. Set these bits to 00b or 11b in other modes.
- 7. Do not set the VCUT bit to 0 during A/D conversion. Even if the VCUT bit is set to 0, VREF remains connected to the D/A converter
- 8. When the VCUT bit is set to 1 from 0, wait for 1 $\,\mu s$ or more to start the A/D conversion.

Figure 18.3 **AD0CON1 Register**






Figure 18.4 **AD0CON2** Register




- 1. If the AD0CON3 register is rewritten during A/D conversion, the conversion result will be incorrect.
- 2. The AD0CON3 register may return an incorrect value if read during A/D conversion. It must be read or written after the A/D conversion stops.
- 3. When the MSS bit is set to 1;
 - -set the DUS bit to 1 and configure DMAC.
 - -set bits MD1 and MD0 in the AD0CON0 register to 10b or 11b.
 - -set bits SCAN1 and SCAN0 in the AD0CON1 register to 11b, the MD2 bit to 0, bits OPA1 and OPA0 to 00b.
- -set bits APS1 and APS0 in the AD0CON2 register to 01b.
- -set bits MPS11 and MPS10 to 01b, 10b, or 11b.
- 4. Refer to the note for the CKS0 bit in the AD0CON0 register.
- 5. Bits MSF1 and MSF0 are enabled when the MSS bit is set to 1. When the MSS bit is set to 0, a read from these bits returns an undefined value.

Figure 18.5 **AD0CON3** Register



- 1. If the AD0CON4 register is rewritten during A/D conversion, the conversion result will be incorrect.
- 2. Do not set bits MPS11 and MPS10 to 01b in the 100-pin package.
- 3. Bits MPS11 and MPS10 cannot be set to 10b or 11b in memory expansion mode or microprocessor mode.
- 4. When the MSS bit in the AD0CON3 register is set to 0 (multi-port sweep mode not used), set bits MPS11 and MPS10 to 00b. When the MSS bit is set to 1 (multi-port sweep mode used), set bits MPS11 and MPS10 to other than 00b.

A/D0 Register $i^{(1, 2, 3, 4)}$ (i = 0 to 7)



- 1. When the AD0i register is read by a program in DMAC operating mode, the conversion result is incorrect.
- 2. If the next A/D conversion result is stored before reading the previous result in the AD0i register, the result will be incorrect.
- 3. Only AD00 register is enabled in DMAC operating mode. The contents of other registers are undefined.
- 4. When using both DMAC operating mode and 10-bit mode, select a 16-bit transfer for DMAC.

Figure 18.6 AD0CON4 Register, AD00 to AD07 Registers

If analog input shares the pin with other peripheral function inputs, a through current may flow to the peripheral function inputs when an intermediate voltage is applied to the pin. To prevent through current, set the control bit for the corresponding pin to 1, and other peripheral inputs are disconnected. Table 18.2 lists settings of an analog input pin.

Table 18.2 Analog Input Pin Setting

Port	Function	Control Bit					
Poit		IPSB Register	IPS Register	PSC Register	PSL3 Register		
P9_5	ANEX0	_	_	_	PSL3_5 = 1		
P9_6	ANEX1	_	_	_	PSL3_6 = 1		
P10_4	AN_4	_	_		_		
P10_5	AN_5	_	_	PSC 7 = 1	_		
P10_6	AN_6	_	_	F3C_7 = 1	_		
P10_7	AN_7	_	_		_		
P15_0	AN15_0	IPSB_0 = 1		_	_		
P15_1	AN15_1	IPSB_1 = 1		_	_		
P15_2	AN15_2	IPSB_2 = 1	SB_2 = 1		_		
P15_3	AN15_3	IPSB_3 = 1	IPS2 = 1 ⁽¹⁾	_	_		
P15_4	AN15_4	IPSB_4 = 1	1F32 - 1(1)	_	_		
P15_5	AN15_5	IPSB_5 = 1		_	_		
P15_6	AN15_6	IPSB_6 = 1		_	_		
P15_7	AN15_7	IPSB_7 = 1		_	_		

NOTE:

18.1 Mode Descriptions

The A/D converter has seven different modes. Table 18.3 lists settings for these modes.

Table 18.3 Mode Settings

Mode	AD0CON0 register		AD0CON1 register	AD0CON3 register	
Wode	MD1 bit	MD0 bit	MD2 bit	MSS bit	DUS bit
One-shot mode	0	0	0	0	0 or 1
Repeat mode	0	1	0	0	0 or 1
Single sweep mode	1	0	0	0	0 or 1
Repeat sweep mode 0	1	1	0	0	0 or 1
Repeat sweep mode 1	1	1	1	0	0 or 1
Multi-port single sweep mode	1	0	0	1	1
Multi-port repeat sweep mode 0	1	1	0	1	1

^{1.} When the IPSB_i bit (i = 0 to 7) is set to 1, the peripheral function inputs which are assigned to the P15_i pin are disconnected. When the IPS2 bit is set to 1, the peripheral function inputs which are assigned to pins P15_0 to P15_7 are all disconnected.

18.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 18.4 lists specifications of one-shot mode.

Table 18.4 One-Shot Mode Specifications

Item	Specification	
Function	Analog voltage applied to a selected pin is converted once	
Analog input pins	Select one pin from AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, or ANEX1 The following register settings determine which pin is used: • Bits CH2 to CH0 in the AD0CON0 register • Bits OPA1 and OPA0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register	
Start Condition	Software trigger is selected (TRG bit in the AD0CON0 register = 0): • The ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.	
Stop condition	 A/D conversion is completed (the ADST bit becomes 0 when software trigger is selected). Set the ADST bit to 0 by a program (A/D conversion stops). 	
Interrupt request generation timing	When the A/D conversion is completed	
Reading A/D conversion result	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by a program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings) 	

18.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 18.5 lists specifications of repeat mode.

Table 18.5 Repeat Mode Specifications

Item	Specification			
Function	Analog voltage applied to a selected pin is repeatedly converted			
Analog input pins	Select one pin from AN_0 to AN_7, ANO_0 to ANO_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, or ANEX1 The following register settings determine which pin is used: • Bits CH2 to CH0 in the AD0CON0 register • Bits OPA1 and OPA0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register			
Start condition	Software trigger is selected (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.			
Stop condition	Set the ADST bit to 0 (A/D conversion stops)			
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is not generated. DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed. 			
Reading A/D conversion result	 DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by a program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings) 			

18.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to multiple selected pins is converted to a digital code once for each pin.

Table 18.6 lists specifications of single sweep mode.

Table 18.6 Single Sweep Mode Specifications

Item	Specification		
Function	Analog voltage applied to selected pins is converted once for each pin		
Analog input pins	Select one of the following. • 2 pins (ANi_0 and ANi_1) (i = none, 0, 2, 15) • 4 pins (ANi_0 to ANi_3) • 6 pins (ANi_0 to ANi_5) • 8 pins (ANi_0 to ANi_7) The following register settings determine which pins are used: • Bits SCAN1 and SCAN0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register		
Start condition	Software trigger is selected (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1. • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is s to 1.		
Stop condition	A sequence of A/D conversions is completed (the ADST bit becomes 0 when software trigger is selected) Set the ADST bit to 0 by a program (A/D conversion stops)		
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is generated after a sequence of A/D conversions is completed. DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed 		
Reading A/D conversion result	 DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by a program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings) 		

18.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to multiple selected pins is repeatedly converted to a digital code.

Table 18.7 lists specifications of repeat sweep mode 0.

Table 18.7 Repeat Sweep Mode 0 Specifications

Item	Specification		
Function	Analog voltage applied to selected pins is repeatedly converted		
Analog input pins	Select one of the following. 2 pins (ANi_0 and ANi_1) (i = none, 0, 2, 15) 4 pins (ANi_0 to ANi_3) 6 pins (ANi_0 to ANi_5) 8 pins (ANi_0 to ANi_7) The following register settings determine which pins are used: • Bits SCAN1 and SCAN0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register		
Start condition	Software trigger is selected (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.		
Stop condition	Set the ADST bit to 0 (A/D conversion stops)		
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is not generated DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed 		
Reading A/D conversion result	 DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by a program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings) 		

18.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage applied to eight pins, prioritizing one to four pins, is repeatedly converted to a digital code.

Table 18.8 lists specifications of repeat sweep mode 1.

Table 18.8 Repeat Sweep Mode 1 Specification

Item	Specification			
Function	Analog voltage applied to 8 selected pins, prioritizing one to four pins, is repeatedly converted.			
Analog input pins	ANi_0 to ANi_7 (8 pins are selected from these pins) (i = none, 0, 2, 15)			
Prioritized pins	Select one of the following. • single pin (ANi_0) • 2 pins (ANi_0 and ANi_1) • 3 pins (ANi_0 to ANi_2) • 4 pins (ANi_0 to ANi_3) The following register settings determine which pins are used: • Bits SCAN1 and SCAN0 in the AD0CON1 register • Bits APS1 and APS0 in the AD0CON2 register			
Start condition	Software trigger is selected (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1. (retrigger of external trigger is invalid)			
Stop condition	Set the ADST bit is set to 0 (A/D conversion stops)			
Interrupt request generation timing	 DMAC operating mode is not used (DUS bit in the AD0CON3 register = 0): Interrupt request is not generated. DMAC operating mode is used (DUS bit = 1): Interrupt request is generated every time each A/D conversion is completed. 			
Reading A/D conversion result	 DMAC operating mode is not used (DUS bit = 0): Read the AD0j register (j = 0 to 7) corresponding to a selected pin by a program. DMAC operating mode is used (DUS bit = 1): A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. (Refer to 13. DMAC for DMAC settings) 			




Figure 18.7 Transition Diagram of Pins used in A/D Conversion in Repeat Sweep Mode 1

18.1.6 Multi-Port Single Sweep Mode

In multi-port single sweep mode, analog voltage applied to 16 selected pins is converted to a digital code once for each pin. Set the DUS bit in the AD0CON3 register to 1 (DMAC operating mode used). Table 18.9 lists specifications of multi-port single sweep mode.

Table 18.9 Multi-Port Single Sweep Mode Specifications

Item	Specification			
Function	Analog voltage applied to the 16 selected pins is repeatedly converted once for each pin in the following order: AN_0 to AN_7 \rightarrow ANi_0 to ANi_7 (i = 0, 2, 15)			
Analog input pins	Select one of the following. $ \bullet AN_0 \to AN_1 \to \cdots \to AN_7 \to AN0_0 \to AN0_1 \to \cdots \to AN0_7 \\ \bullet AN_0 \to AN_1 \to \cdots \to AN_7 \to AN2_0 \to AN2_1 \to \cdots \to AN2_7 \\ \bullet AN_0 \to AN_1 \to \cdots \to AN_7 \to AN15_0 \to AN15_1 \to \cdots \to AN15_7 \\ The following register settings determine which pins are used: \\ Bits MPS11 and MPS10 in the AD0CON4 register $			
Start condition	Software trigger is selected (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.			
Stop condition	A sequence of A/D conversions is completed (the ADST bit becomes 0 when software trigger is selected) Set the ADST bit to 0 by a program (A/D conversion stops)			
Interrupt request generation timing	An interrupt request is generated every time each A/D conversion is completed (Set the DUS bit in the AD0CON3 register to 1)			
Reading A/D conversion result	A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. Refer to 13. DMAC for DMAC settings. (Set the DUS bit in the AD0CON3 register to 1)			

18.1.7 Multi-Port Repeat Sweep Mode 0

In multi-port repeat sweep mode 0, analog voltage that is applied to 16 selected pins is repeatedly converted to a digital code. Set the DUS bit in the AD0CON3 register to 1 (DMAC operating mode used). Table 18.10 lists specifications of multi-port repeat sweep mode 0.

Table 18.10 Multi-Port Repeat Sweep Mode 0 Specifications

Item	Specification			
Function	Analog voltage applied to the 16 selected pins is repeatedly converted in the following order: AN_0 to AN_7 \rightarrow ANi_0 to ANi_7 (i = 0, 2, 15)			
Analog input pins	Select one of the following. $ \bullet AN_0 \to AN_1 \to \cdots \to AN_7 \to AN0_0 \to AN0_1 \to \cdots \to AN0_7 \\ \bullet AN_0 \to AN_1 \to \cdots \to AN_7 \to AN2_0 \to AN2_1 \to \cdots \to AN2_7 \\ \bullet AN_0 \to AN_1 \to \cdots \to AN_7 \to AN15_0 \to AN15_1 \to \cdots \to AN15_7 \\ The following register settings determine which pins are used: \\ Bits MPS11 \text{ and MPS10 in the AD0CON4 register} $			
Start condition	Software trigger is selected (TRG bit in the AD0CON0 register = 0): • the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1.			
Stop condition	Set the ADST bit is set to 0 (A/D conversion stops)			
Interrupt request generation timing	An interrupt request is generated every time each A/D conversion is completed (Set the DUS bit in the AD0CON3 register to 1)			
Reading A/D conversion result	A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. Refer to 13. DMAC for DMAC settings (Set the DUS bit in the AD0CON3 register to 1)			

18.2 Functions

18.2.1 Resolution

The BITS bit in the AD0CON1 register determines the resolution. When the BITS bit is set to 1 (10-bit mode), the A/D conversion result is stored into bits 9 to 0 in the AD0i register (i = 0 to 7). When the BITS bit is set to 0 (8-bit mode), the A/D conversion result is stored into bits 7 to 0 in the AD0i register.

18.2.2 Sample and Hold

When the SMP bit in the AD0CON2 register is set to 1 (with sample and hold), the A/D conversion rate per pin increases to $28 \text{ }\phi\text{AD}$ cycles for 8-bit resolution and $33 \text{ }\phi\text{AD}$ cycles for 10-bit resolution. The sample and hold function is available in all operating modes. Start A/D conversion after selecting whether the sample and hold circuit is used or not.

18.2.3 Trigger Select Function

The TRG bit in the AD0CON0 register and the TRG0 bit in the AD0CON2 register determine a trigger to start A/D conversion. Table 18.11 lists setting values for the trigger select function.

5				
Bit and Setting		Trigger		
AD0CON0 Register	AD0CON2 Register	- Trigger		
TRG = 0	_	Software trigger A/D conversion starts when the ADST bit in the AD0CON0 register is set to 1 by a program		
TRG = 1 ⁽¹⁾	TRG0 = 0	External trigger ⁽²⁾ Falling edge of a signal applied to ADTRG		
	TRG0 = 1	Hardware trigger ⁽²⁾ Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting)		

Table 18.11 Trigger Select Function Setting Values

NOTES:

- 1. A/D conversion starts when the ADST bit is set to 1 (A/D conversion starts) and a trigger is generated.
- 2. A/D conversion starts over from the beginning, if an external trigger or a hardware trigger is inserted during A/D conversion. (A/D conversion in progress is aborted.)

18.2.4 DMAC Operating Mode

DMAC operating mode is available in all operating modes. To select multi-port single sweep mode or multi-port repeat sweep mode 0, DMAC operating mode must be used. When the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode used), all A/D conversion results are stored into the AD00 register. DMAC transfers the result from the AD00 register to a given memory space every time A/D conversion on a single pin is completed. 8-bit DMA transfer must be selected for 8-bit resolution and 16-bit DMA transfer for 10-bit resolution. Refer to 13, DMAC for DMAC instructions.

When using DMAC operating mode in single sweep mode, repeat sweep mode 0, repeat sweep mode 1, multiport single sweep mode, or multiport repeat sweep mode 0, do not generate an external retrigger or hardware retrigger.

18.2.5 Extended Analog Input Pins

In one-shot mode and repeat mode, the ANEX0 pin or ANEX1 pin can be used as the analog input pin. These pins can be selected using bits OPA1 and OPA0 in the AD0CON1 register. The A/D conversion result for ANEX0 input is stored into the AD00 register, and for ANEX1 input into the AD01 register. Both results are stored into the AD00 register when the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode used).

Set bits APS1 and APS0 in the AD0CON2 register to 00b (AN_0 to AN_7, ANEX0, ANEX1) and the MSS bit in the AD0CON3 register to 0 (multi-port sweep mode not used).



18.2.6 External Operating Amplifier (Op-Amp) Connection Mode

In external op-amp connection mode, multiple analog voltage can be amplified by one external op-amp using extended analog input pins, ANEX0 and ANEX1.

When bits OPA1 and OPA0 are set to 11b (external op-amp connection), voltage applied to pins AN_0 to AN_7 are output from the ANEX0. Amplify this output signal by external op-amp and apply it to the ANEX1.

Analog voltage applied to ANEX1 is converted to a digital code and the A/D conversion result is stored into the corresponding AD0i register (i = 0 to 7). The A/D conversion rate varies depending on the response characteristics of the external op-amp. The ANEX0 pin cannot be connected to the ANEX1 pin directly.

Set bits APS1 and APS0 in the AD0CON2 register to 00b (AN_0 to AN_7, ANEX0, ANEX1).

Figure 18.8 shows a connection example of external op-amp connection mode.

Table 18.12 Extended Analog Input Pin Settings

AD0CON1 Register		ANEX0 Function	ANEX1 Function	
OPA1 Bit	OPA0 Bit	ANEXOFUNCTION	ANEXT FUNCTION	
0	0	Not used	Not used	
0	1	P9_5 as an analog input	Not used	
1	0	Not used	P9_6 as an analog input	
1	1	Output to external op-amp	Input from external op-amp	




Figure 18.8 Connection Example in External Op-Amp Connection Mode

18.2.7 Power Consumption Reduce Function

When not using the A/D converter, the VCUT bit in the AD0CON1 register can disconnect the resistor ladder of the A/D converter from the reference voltage input pin (VREF). As a result, power consumption can be reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to 1 (VREF connected) prior to setting the ADST bit in the AD0CON0 register to 1 (A/D conversion starts).

Do not set the VCUT bit to 0 (VREF not connected) during A/D conversion.

Even if the VCUT bit is set to 0, VREF remains connected to the D/A converter.

Read from the AD0i Register (i = 0 to 7) 18.3

Use the following procedure to read the AD0i register by a program.

- In one-shot mode and single sweep mode:
 - Ensure that the A/D conversion is completed before reading the corresponding AD0i register. The IR bit in the AD0IC register becomes 1 when the A/D conversion is completed.
- In repeat mode, repeat sweep mode 0, and repeat sweep mode 1:

Read the AD0i register after setting the CPU clock as follows.

- (1) Set the PM24 bit in the PM2 register to 0 (clock selected by the CM07 bit).
- (2) Set the CM07 bit in the CM0 register to 0 (clock selected by the CM21 bit divided by the MCD register).
- (3) Set the MCD register to 12h (no division).

18.4 Output Impedance of Sensor Equivalent Circuit under A/D Conversion

To take full advantage of the A/D converter performance, Internal capacitor (C) charge shown in Figure 18.9 must be completed within the specified period (T) as sampling time. Output impedance of the sensor equivalent circuit (R0) is determined by the following equation:

$$\begin{split} \text{VC} &= \text{VIN} \bigg\{ 1 - e^{-\frac{1}{C(R0 + R)} t} \bigg\} \end{split}$$
 When $t = T$,
$$\text{VC} &= \text{VIN} - \frac{X}{Y} \text{VIN} = \text{VIN} \bigg(1 - \frac{X}{Y} \bigg)$$

$$e^{-\frac{1}{C(R0 + R)} T} = \frac{X}{Y}$$

$$-\frac{1}{C(R0 + R)} T = \ln \frac{X}{Y}$$

$$R0 &= -\frac{T}{C \ln \frac{X}{Y}} - R$$

where:

VC = Internal capacitor voltage

R = Internal resistance of the MCU

X = Accuracy (error) of the A/D converter

Y = Resolution (1024 in 10-bit mode, and 256 in 8-bit mode)

Figure 18.9 shows a connection example of analog input pin and external sensor equivalent circuit.

In the following example, the impedance R0 is obtained from the equation above when VC changes from 0 to VIN-(1/1024)VIN within the time (T), if the difference between VIN and VC becomes 1LSB. (1/1024) means that A/D accuracy drop, due to insufficient capacitor charge, is held to 1LSB at time of A/D conversion in the 10-bit mode. Actual error, however, is the value of absolute accuracy added to 1LSB.

When $\phi AD = 10$ MHz, T = 0.3 µs in A/D conversion with the sample and hold function. Output impedance (R0) enough to complete charging the capacitor (C) within the time (T) is determined by the following equation:

Using T = 0.3
$$\mu$$
s, R = 2.0 $k\Omega$, C = 9.0 pF, X = 1, Y = 1024,

$$R0 = -\frac{0.3 \times 10^{-6}}{9.0 \times 10^{-12} \cdot \ln \frac{1}{1024}} - 2.0 \times 10^{3} \cong 2.8 \times 10^{3} \Omega$$

Thus, the allowable output impedance R0 of the sensor equivalent circuit, making the accuracy (error) 1LSB or less, is approximately 2.8 k Ω maximum.






Figure 18.9 **Analog Input Pin and External Sensor Equivalent Circuit**

19. D/A Converter

The D/A converter consists of two independent 8-bit R-2R ladder D/A converter circuits.

Digital code is converted to analog voltage every time a value to be converted is written to the corresponding DAi register (i = 0, 1), if bits DATi1 and DATi0 in the DACON1 register are set to 00b. Every time the selected timer underflows, a value in the DAi register is transferred to the DAi buffer and the D/A conversion is performed, if bits DATi1 and DATi0 are set to 01b, 10b, or 11b. The values in the DAi buffer is 00h after reset.

The DAiE bit in the DACON register determines whether the D/A conversion result is output or not. When the DAiE bit is set to 1 (output enabled), the corresponding port cannot be pulled up.

When the D/A converter is not used, set registers DAi and DACON1 to 00h and the DAiE bit to 0 (output disabled). Output analog voltage (V) is obtained from the following equation using the value n (n = decimal) set in the DAi register.

$$V = \frac{VREF \times n}{256}$$
 (n = 0 to 255)

VREF: Reference voltage (VREF remains connected even if the VCUT bit in the AD0CON1 register is set to 0)

Table 19.1 lists specifications of the D/A converter. Figure 19.1 shows a block diagram of the D/A converter. Table 19.2 lists pin settings of DA0 and DA1. Figure 19.2 shows registers associated with the D/A converter. Figure 19.3 shows a D/A converter equivalent circuit.

Table 19.1 D/A Converter Specifications

Item	Specification	
D/A conversion method	R-2R	
Resolution	8 bits	
Analog output pin	2 channels	




Figure 19.1 D/A Converter Block Diagram

Table 19.2 Pin Settings

Port	Function	Bit Setting		
Port Function		PD9 Register ⁽²⁾	PSL3 Register	PS3 Register ⁽¹⁾⁽²⁾
P9_3	DA0 output	PD9_3=0	PSL3_3=1	PS3_3=0
P9_4	DA1 output	PD9_4=0	PSL3_4=1	PS3_4=0

NOTES:

- 1. Set the PS3 register after setting the other registers.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.






Figure 19.2 **DACON Register, DACON1 Register, DA0 and DA1 Registers**




Figure 19.3 **D/A Converter Equivalent Circuit**

20. CRC Calculation

The CRC (Cyclic Redundancy Check) calculation detects an error in data blocks. A generator polynomial of CRC - CCITT $(X^{16} + X^{12} + X^5 + 1)$ generates CRC code.

The CRC code is a 16-bit code generated for a given length of the data block in bytes. The CRC code is stored in the CRCD register every time one-byte data is transferred to the CRCIN register after a default value is written to the CRCD register. CRC code generation for one-byte data is completed in two bus clock cycles.

Figure 20.1 shows a block diagram of the CRC circuit. Figure 20.2 shows CRC-associated registers. Figure 20.3 shows an example of the CRC calculation.




Figure 20.1 CRC Calculation Block Diagram




Figure 20.2 CRCD Register, CRCIN Register




Figure 20.3 **CRC Calculation**

21. X/Y Conversion

The X/Y conversion rotates a 16 x 16 matrix data by 90 degrees and also inverts high-order bits and low-order bits of a 16-bit data. Figure 21.1 shows the XYC register.

The 16-bit XiR register (i = 0 to 15) and 16-bit YjR register (j = 0 to 15) are allocated to the same address. The XiR register is a write-only register, while the YjR register is a read-only register. Access registers XiR and YjR from an even address in 16-bit units. Performance cannot be guaranteed if registers XiR and YjR are accessed in 8-bit units.




Figure 21.1 XYC Register

The XYC0 bit in the XYC register determines how to read the YjR register.

When setting the XYC0 bit to 0 (data converted) and reading the YjR register, all the bits j in registers X0R to X15R can be read.

For example, bit 0 in the X0R register can be read when reading bit 0 in the Y0R register, bit 0 in the X1R register when reading bit 1 in the Y0R register..., bit 0 in the X14R register when reading bit 14 in the Y0R register, and bit 0 in the X15R register when reading bit 15 in the Y0R register.

Figure 21.2 shows a conversion table when the XYC0 bit is set to 0. Figure 21.3 shows an example of the X/Y conversion.




Figure 21.2 Conversion Table when the XYC0 Bit is Set to 0




Figure 21.3 X/Y Conversion

When setting the XYC0 bit in the XYC register to 1 (data not converted) and reading the YjR register, the value written to the XiR register can be read. Figure 21.4 shows a conversion table when the XYC0 bit is set to 1.




Figure 21.4 Conversion Table when the XYC0 Bit is Set to 1

The XYC1 bit in the XYC register selects bit alignment written to the XiR register.

When the XYC1 bit is set to 0 (bit alignment not converted) and writing to the XiR register, bit alignment is written as is. When the XYC1 bit is set to 1 (bit alignment converted) and writing to the XiR register, inverted bit alignment is written.

Figure 21.5 shows a conversion when the XYC1 bit is set to 1.




Figure 21.5 Conversion when the XYC1 Bit is Set to 1

22. Intelligent I/O

The intelligent I/O is multifunctional I/O ports, which can be used for time measurement function (input capture), waveform generation function (output compare), clock synchronous serial communication, clock asynchronous serial communication (UART), or HDLC data processing.

The intelligent I/O in M32C/87 Group (M32C/87, M32C/87A, M32C/87B) has three groups. Time measurement function or waveform generation function can be selected per channel.

Table 22.1 lists functions and channels of the intelligent I/O.

Table 22.1 Intelligent I/O Functions and Channels

Function	Group 0	Group 1 ⁽¹⁾	Group 2
Base timer	Not Provided	1 base timer	1 base timer
Two-phase pulse signal processing mode		Provided	Not Provided
Time measurement function		8 channels	
Prescaler function	Not Provided	2 channels	Not Provided
Gate function		2 channels	
Waveform generation function		8 channels	8 channels ⁽²⁾
Single-phase waveform output mode		Provided	Provided
Phase-delayed waveform output mode		Provided	Provided
Set-Reset (SR) waveform output mode	Not Provided	Provided	Provided
Bit modulation PWM output mode		Not Provided	Provided
Real-time port output mode			Provided
Parallel real-time output mode			Provided
Communication function	1 channel	1 channel	1 channel
Data length	8 bits	8 bits	Variable length
Clock synchronous mode	Provided	Provided	Provided
Clock asynchronous mode	Not Provided	Provided	Not Provided
HDLC data processing mode	Provided	Provided	Not Provided
IEBus mode (optional) ⁽³⁾	Not Provided	Not Provided	Provided

NOTES:

- 1. The time measurement function and the waveform generation function can use a total of eight channels per group.
- 2. 8 channels are available in the 144-pin package. 3 channels are available in 100-pin package.
- 3. Please contact a Renesas sales office for optional features.

Figure 22.1 shows a block diagram of time measurement and waveform generation functions in group 1. Figure 22.2 shows a block diagram of waveform generation function in group 2.

Figures 22.3 to 22.14 show registers associated with the base timer, time measurement and waveform generation functions. (See figures 22.36, 22.37, and 22.55 for block diagrams of the communication function, and figures 22.38 to 22.46 and 22.56 to 22.60 for registers associated with the communication function.)




Figure 22.1 Time Measurement/Waveform Generation Function in Group 1 Block Diagram





Figure 22.2 **Waveform Generation Function in Group 2 Block Diagram**

Group 1 Base Timer Register(1) Symbol Address After Reset G1BT 0121h - 0120h Undefined RW **Function** Setting Range While the base timer is counting: When read, the base timer value is returned (2). When write, the count continues from the value written. 0000h to FFFFh RWWhile the base timer is in reset state: When read, undefined value is returned. No value can be written.

NOTES:

- 1. The base timer operates when its count source is selected using bits BCK1 and BCK0 in the G1BCR0 register. When both the BT1S bit in the BTSR register and the BTS bit in the G1BCR1 register are set to 0, the base timer is placed in a reset state and the count value remains 0000h. When either the BT1S bit or the BTS bit is set to 1, the count starts.
- 2. The G1BT register reflects the value of the base timer with a half fBT1 clock cycle delay.


Group 1 Base Timer Control Register 0



NOTE:

Figure 22.3 G1BT Register, G1BCR0 Register

^{1.} To set bits BCK1 and BCK0 to 10b (two-phase pulse signal input), set bits UD1 and UD0 in the G1BCR1 register to 10b (twophase pulse signal processing mode).



- 1. The base timer is reset at the second fBT1 clock cycle after the base timer matches the G1PO0 register.
- 2. The IPSA_0 bit in the IPSA register selects the input pin, either INTO or INT1.
- 3. Use the BTSR register when multiple base timers start counting simultaneously. In this case, set the BTS bit to 0.
- 4. In two-phase pulse signal processing mode, the base timer is not reset if the counter is decremented at the second clock cycle after the base timer matches the G1PO0 register, even though the RST1 bit is set to 1.

Figure 22.4 **G1BCR1** Register






Figure 22.5 G1TMCR0 to G1TMCR7 Registers, G1TPR6 and G1TPR7 Registers

Group 1 Time Measurement Register i (i = 0 to 7)



Group 1 Waveform Generation Control Register i (i = 0 to 7)



- 1. SR waveform output mode is enabled only in even channels. In SR waveform output mode, the setting for the corresponding odd channel (the channel followed by the even channel) is ignored. SR waveform can be output from even channels, and not from
- 2. To perform the UART receive operation in group 1, set the G1POCR2 register to 0000 0110b.
- 3. To use the ISTXD1 pin, set bits MOD2 to MOD0 in the G1POCR0 register to 111b. To use the ISCLK1 pin as output, set bits MOD2 to MOD0 in the G1POCR1 register to 111b. Do not set bits MOD2 to MOD0 in registers G1POCR2 to G1POCR7 to 111b.
- 4. The BTRE bit is available only in the G1POCR0 register. Set the bit 6 in registers G1POCR1 to G1POCR7 to 0.
- 5. If the INV or IVL bit is written while outputting waveform, the value written takes effect immediately on the output waveform.
- 6. When the BTRE bit is set to 1, set bits BCK1 and BCK0 in the G1BCR0 register to 11b (f1), and bits UD1 and UD0 in the G1BCR1 register to 00b (counter increment mode).

Figure 22.6 G1TM0 to G1TM7 Registers, G1POCR0 to G1POCR7 Registers




Figure 22.7 G1PO0 to G1PO7 Registers





Figure 22.8 G1FS Register, G1FE Register



- 1. The base timer operates when its count source is selected using bits BCK1 and BCK0 in the G2BCR0 register. When both the BT2S bit in the BTSR register and the BTS bit in the G2BCR1 register are set to 0, the base timer is placed in a reset state and the count value remains 0000h. When either the BT2S or the BTS bit is set to 1, the count starts.
- 2. The G2BT register reflects the value of the base timer with a half fBT2 clock cycle delay.

Group 2 Base Timer Control Register 0




Figure 22.9 **G2BT Register, G2BCR0 Register**





Figure 22.10 G2BCR1 Register



- 1. SR waveform output mode is enabled only in even channels. In SR waveform output mode, the setting for the corresponding odd channel (the channel followed by the even channel) is ignored. SR waveform can be output from even channels, and not from
- 2. To use the ISTXD2 pin or IEOUT pin as output, set bits MOD2 to MOD0 in the G2POCR0 register to 111b. To use the ISCLK2 pin as output, set bits MOD2 to MOD0 in the G2POCR1 register to 111b. Do not set bits MOD2 to MOD0 in registers G2POCR2 to G2POCR7 to 111b.
- 3. When the RTP bit is set to 1, set bits MOD2 to MOD0 to 000b.
- 4. Real-time port output and parallel real-time port output cannot be used in the same group. To use parallel real-time port output, set the RTP bit to 1 and the PRT bit to 1 in the channel used for parallel real-time port output. Also, set the PRP bit in the G2BCR1 register to 1.
- 5. When the RTP bit is set to 1, the INV bit setting is disabled.
- 6. If the INV or IVL bit is written while outputting waveform, the value written takes effect immediately on the output waveform.

Figure 22.11 G2POCR0 to **G2POCR7** Registers




Figure 22.12 G2PO0 to G2PO7 Register





Figure 22.13 G2RTP Register, G2FE Register



- 1. To use the intelligent I/O, follow the procedure below in the initial configuration.
 - (1) Set the G2BCR0 register to supply the clock to the group 2 base timer. (2) Set all the BTiS bits (i = 1, 2) to 0 (base timer reset).

 - (3) Set the other registers associated with the intelligent I/O.

The BTiS bits are used to start the base timers in group 1 and group 2 simultaneously. To start each base timer independently, set the BTiS bits to 0 and use the BTS bit in the GiBCR1 register.

- To start the base timers in group 1 and group 2 simultaneously, set as follows.
 Set bits BCK1 and BCK0, and bits DIV4 to DIV0 in the GiBCR0 register to the same value in group 1 and group 2.
 - If bits BCK1 and BCK0 or bits DIV4 to DIV0 are changed, set the BTiS bits to 1 twice using the following procedure.
 - (1) Set the BTiS bits to 1 (base timer count starts).
 - (2) Wait for one or more fBTi clock cycles, and then set the BTiS bits to 0 (base timer reset).
 - (3) Wait another one or more fBTi clock cycles, and then set the BTiS bits to 1.
- 3. The BTSR register is enabled after setting the G2BCR0 register.

Figure 22.14 **BTSR Register**

22.1 Base Timer

The base timer, a 16-bit free running counter, is available in group 1 and group 2.

Registers in group 1 and group 2 are initialized and written using the base timer clock (fBT) selected in the GiBCR0 register (i = 1, 2). The BTSR register is initialized and written using the base timer clock in group 2. Ensure to select the base timer clock in the G2BCR0 register to initialize the BTSR register; otherwise the BTSR register value remains undefined and the base timer in group 1 may start counting unintentionally.

The base timer counts an internally generated count source continuously.

Tables 22.2 and 22.3 list specifications of the base timer. Figure 22.15 shows a block diagram of the base timer. Figure 22.16 shows a base timer operation example in counter increment mode. Figure 22.17 shows a base timer operation example in count increment/decrement mode.

Table 22.2 Base Timer Specifications (Group 1)

Item	Specification
Count source (fBT1)	 f1 divided by 2(n+1) Two-phase pulse input divided by 2(n+1) n: determined by bits DIV4 to DIV0 in the G1BCR0 register (n = 0 to 31); no division when n = 31
Count operation	Counter increments Counter both increments and decrements Two-phase pulse signal processing
Count start condition	When the base timers in groups 1 and 2 start counting independently: Set the BTS bit in the G1BCR1 register to 1 (base timer count starts) When the base timers in groups 1 and 2 start counting simultaneously: Set bits BT2S and BT1S in the BTSR register to 11b (base timer count starts)
Count stop condition	Base timer count stops when both of the following conditions are met: • The BT1S bit in the BTSR register is set to 0 (base timer reset) • The BTS bit in the G1BCR1 register to 0 (base timer reset)
Base timer reset condition	The base timer value matches the G1PO0 register value ⁽¹⁾ Bit 15 of the base timer overflows Bit 9 of the base timer overflows A low-level ("L") signal is input to the INTO or INT1 pin
Value when the base timer is in reset state	0000h
Interrupt request generation timing	When bit 9, 14, or 15 of the base timer is changed from 1 to 0 The BT1R bit in the IIO4IR register becomes 1 (interrupt requested) when the interrupt request is generated.
Read from base timer	 Count value is returned when reading the G1BT register while the base timer is counting Undefined value is returned when reading the G1BT register while the base timer is in reset
Write to base timer	When a value is written while the base timer is counting, the count continues from the value written No value can be written while base timer is in reset state
Selectable function	Counter increment/decrement mode • The base timer starts incrementing when the BTS bit is set to 1. When the count reaches FFFFh, the base timer decrements. • If the RST1 bit in the G1BCR1 register is set to 1 (base timer is reset by matching the G1PO0 register), the base timer decrements at the third clock cycle after the base timer value matches the G1PO0 register. Then, the base timer increments again when the count reaches 0000h. Two-phase pulse processing mode • Count two-phase pulse signals from pins P8_0 and P8_1, or pins P7_6 and P7_7. Pins are selectable using the IPSA_0 bit in the IPSA register.

NOTE:

1. When bits RST2 and RST1 in the G1BCR1 register are set to 01b (base timer is reset by matching the G1PO0 register), the setting range of the G1PO0 register must be 0001h to FFFDh.

Table 22.3 Base Timer Specifications (Group 2)

Item	Specification
Count source (fBT2)	• f1 divided by 2(n+1) n: determined by bits DIV4 to DIV0 in the G2BCR0 register (n = 0 to 31); no division when n = 31
Count operation	Counter increments
Count start condition	When the base timers in groups 1 and 2 start counting independently: Set the BTS bit in the G2BCR1 register to 1 (base timer count starts) When the base timers in groups 1 and 2 start counting simultaneously: Set bits BT2S and BT1S in the BTSR register to 11b (base timer count starts)
Count stop condition	Base timer count stops when both of the following conditions are met: • The BT2S bit in the BTSR register is set to 0 (base timer reset) • The BTS bit in the G2BCR1 register to 0 (base timer reset)
Base timer reset condition	The base timer value matches the G2PO0 register value ⁽¹⁾ Bit 15 of the base timer overflows When the base timer in group 1 is reset Reset request from the communication function
Value when the base timer is in reset state	0000h
Interrupt request generation timing	When bit 14 or 15 of the base timer is changed from 1 to 0 The BT2R bit in the IIO8IR register becomes 1 (interrupt requested) when the interrupt request is generated.
Read from base timer	 Count value is returned when reading the G2BT register while the base timer is counting Undefined value is returned when reading the G2BT register while the base timer is in reset state
Write to base timer	When a value is written while the base timer is counting, the count continues from the value written No value can be written while base timer is in reset

NOTE:

1. When bits RST2 and RST1 in the G2BCR1 register are set to 01b (base timer is reset by matching the G2PO0 register), the setting range of the G2PO0 register must be 0001h to FFFDh.




Figure 22.15 Base Timer Block Diagram




Figure 22.16 Base Timer Operation in Counter Increment Mode (Group 1 and 2)




Figure 22.17 Base Timer Operation in Count Increment/Decrement Mode (Group 1)




Figure 22.18 Base Timer Operation in Two-Phase Pulse Signal Processing Mode (Group 1)

22.2 Time Measurement Function (Input Capture)

When the external trigger is input, the base timer value is stored into the G1TMi register (i=0 to 7). The time measurement function is available in group 1. Table 22.4 shows specifications of the time measurement function. Table 22.5 lists pin settings for the time measurement function. Figure 22.19 shows register settings. Figure 22.20 shows an example of time measurement function operation.

Table 22.4 Time Measurement Function Specifications

Item	Specification
Measurement channel	Group 1: Channels 0 to 7
INPC1_ i pin (i = 0 to 7)	Trigger input
Trigger input polarity	Selectable among rising edge, falling edge, or both edges
Measurement start condition	Time measurement starts when all of the following conditions are met: • Base timer count starts • Set the FSCi bit in the G1FS register to 1 (time measurement function selected) • Set the IFEi bit in the G1FE register to 1 (channel i's function enabled)
Measurement stop condition	Time measurement stops when any of the following conditions is met: • Set the IFEi bit to 0 (channel i's function disabled) • Base timer count stops (function in all channels disabled)
Time measurement timing	 Without prescaler: every time a valid edge is input With prescaler (channels 6 and 7): every (G1TPRj register value + 1) times a valid edge is input (j = 6, 7)
Interrupt request generation timing	At the time measurement timing The TM1iR bit in the IIOkIR register (k = 0 to 4, 8 to 10) becomes 1 (interrupt requested) when an interrupt request is generated. (See Figure 11.18 IIO0IR to IIO11IR Registers)
Selectable function	 Digital filter function The digital filter samples a trigger input signal level using f1 or fBT1 and passes the pulse that have matched its signal level three times Prescaler function (channels 6 and 7) Time measurement is performed every (G1TPRj register value + 1) times a trigger is input Gate function (channels 6 and 7) After a time measurement is performed by the first trigger input, the subsequent trigger inputs are all ignored. Thereafter, one trigger input is accepted when either of the following conditions is met: - Base timer value matches the G1POn register value (n = 4, 5) - Set the GSC bit in the G1TMCRj register to 1

Table 22.5 Pin Settings for Time Measurement Function

		Bit Setting		
Port	Function	IPS Register	PD7, PD8, PD11, PD14 Registers	PS1, PS2, PS5, PS8 Registers
P7_0	INPC1_6		PD7_0 = 0	PS1_0 = 0
P7_1	INPC1_7		PD7_1 = 0	PS1_1 = 0
P7_3	INPC1_0		PD7_3 = 0	PS1_3 = 0
P7_4	INPC1_1	IPS1 = 0	PD7_4 = 0	PS1_4 = 0
P7_5	INPC1_2	11731 - 0	PD7_5 = 0	PS1_5 = 0
P7_6	INPC1_3		PD7_6 = 0	PS1_6 = 0
P7_7	INPC1_4		PD7_7 = 0	PS1_7 = 0
P8_1	INPC1_5		PD8_1 = 0	PS2_1 = 0
P11_0 ⁽¹⁾	INPC1_0	IPS1 = 1	PD11_0 = 0	PS5_0 = 0
P11_1 ⁽¹⁾	INPC1_1		PD11_1 = 0	PS5_1 = 0
P11_2 ⁽¹⁾	INPC1_2		PD11_2 = 0	PS5_2 = 0
P11_3 ⁽¹⁾	INPC1_3		PD11_3 = 0	PS5_3 = 0
P14_0 ⁽¹⁾	INPC1_4		PD14_0 = 0	PS8_0 = 0
P14_1 ⁽¹⁾	INPC1_5		PD14_1 = 0	PS8_1 = 0
P14_2 ⁽¹⁾	INPC1_6		PD14_2 = 0	PS8_2 = 0
P14_3 ⁽¹⁾	INPC1_7		PD14_3 = 0	PS8_3 = 0

NOTE:

^{1.} This port is provided in the 144-pin package only.




Figure 22.19 Register Settings for Time Measurement Function




Figure 22.20 Time Measurement Function Operation

22.2.1 **Prescaler Function**

With the prescaler function, a time measurement is performed every (G1TPRj register value + 1) times a trigger is input. The prescaler function is available in channel 6 and channel 7 in group 1.

Figure 22.21 shows register settings. Figure 22.22 shows an example of prescaler function operation.




Figure 22.21 Register Settings for Prescaler Function




Figure 22.22 Prescaler Function Operation

22.2.2 **Gate Function**

With the gate function, trigger inputs are ignored for a specific period of time. After a time measurement is performed by the first trigger input, the subsequent trigger inputs are all ignored. Thereafter, one trigger input is accepted every time either of the following conditions is met:

- Base timer value matches the G1POk register value (k = 4, 5) (Waveform generation function is used). The G1PO4 register is used to control the gate function in channel 6. The G1PO5 register is used to control the gate function in channel 7.
- Set the GSC bit in the G1TMCRj register to 1. (j = 6, 7)

The gate function is available in channel 6 and channel 7.

Figure 22.23 shows register settings. Figure 22.24 shows an example of gate function operation.




Figure 22.23 Register Settings for Gate Function




Figure 22.24 Gate Function Operation

22.3 Waveform Generation Function (Output Compare)

Waveform generation function outputs a pulse when the base timer value matches the GiPOj register (i = 1, 2; j = 0 to 7). Group 1 and group 2 have waveform generation function.

The waveform generation function has the following six modes:

- Single-phase waveform output mode (Group 1 and group 2)
- Phase-delayed waveform output mode (Group 1 and group 2)
- Set/reset (SR) waveform output mode (Group 1 and group 2)
- Bit modulation PWM output mode (Group 2)
- Real-time port output mode (Group 2)
- Parallel real-time port output mode (Group 2)

Table 22.6 lists pin settings for the waveform generating function. Figures 22.25 and 22.26 show register settings.

Table 22.6 Pin Settings for Waveform Generation Function

		Bit Setting				
Port	Function	PSE1 Register	PSD1 Register	PSC, PSC2 Registers	PSL0 to PSL3, PSL5, PSL7 Registers	PS0 to PS3, PS5, PS7, PS8 Registers ⁽¹⁾⁽⁴⁾
P6_4	OUTC2_1	_	_	_	PSL0_4 = 1	PS0_4 = 1
P7_0 ⁽³⁾	OUTC1_6	PSE1_0 = 0	PSD1_0 = 1	PSC_0 = 1	PSL1_0 = 0	PS1_0 = 1
P7_0 ⁽³⁾	OUTC2_0	_	PSD1_0 = 0	PSC_0 = 1	PSL1_0 = 0	PS1_0 = 1
P7_1 ⁽³⁾	OUTC1_7	PSE1_1 = 0	PSD1_1 = 1	PSC_1 = 1	PSL1_1 = 0	PS1_1 = 1
P7_1 ⁽³⁾	OUTC2_2	_	PSD1_1 = 0	PSC_1 = 1	PSL1_1 = 0	PS1_1 = 1
P7_3	OUTC1_0	_	_	PSC_3 = 1	PSL1_3 = 0	PS1_3 = 1
P7_4	OUTC1_1	_	PSD1_4 = 0	PSC_4 = 1	PSL1_4 = 0	PS1_4 = 1
P7_5	OUTC1_2	_	_	PSC_5 = 0	PSL1_5 = 1	PS1_5 = 1
P7_6	OUTC1_3	PSE1_6 = 0	PSD1_6 = 1	PSC_6 = 0	PSL1_6 = 0	PS1_6 = 1
P7_7	OUTC1_4	_	PSD1_7 = 0	_	PSL1_7 = 1	PS1_7 = 1
P8_1	OUTC1_5	_	PSD2_1 = 0	PSC2_1 = 1	PSL2_1 = 1	PS2_1 = 1
P9_2	OUTC2_0	_	_	_	PSL3_2 = 1	PS3_2 = 1
P11_0 ⁽²⁾	OUTC1_0	_	_	_	PSL5_0 = 0	PS5_0 = 1
P11_1 ⁽²⁾	OUTC1_1	_	_	_	PSL5_1 = 0	PS5_1 = 1
P11_2 ⁽²⁾	OUTC1_2	_	_	_	PSL5_2 = 0	PS5_2 = 1
P11_3 ⁽²⁾	OUTC1_3	_	_	_	PSL5_3 = 0	PS5_3 = 1
P13_0 ⁽²⁾	OUTC2_4	_	_	_	PSL7_0 = 0	PS7_0 = 1
P13_1 ⁽²⁾	OUTC2_5	_	_	_	PSL7_1 = 0	PS7_1 = 1
P13_2 ⁽²⁾	OUTC2_6	_	_	_	PSL7_2 = 0	PS7_2 = 1
P13_3 ⁽²⁾	OUTC2_3	_	_	_	PSL7_3 = 0	PS7_3 = 1
P13_4 ⁽²⁾	OUTC2_0	_	_	_	PSL7_4 = 0	PS7_4 = 1
P13_5 ⁽²⁾	OUTC2_2	_	_	_	PSL7_5 = 0	PS7_5 = 1
P13_6 ⁽²⁾	OUTC2_1	_	_	_	PSL7_6 = 0	PS7_6 = 1
P13_7 ⁽²⁾	OUTC2_7	_	_	_	PSL7_7 = 0	PS7_7 = 1
P14_0 ⁽²⁾	OUTC1_4	-	_	_	_	PS8_0 = 1
P14_1 ⁽²⁾	OUTC1_5	-	_	_	_	PS8_1 = 1
P14_2 ⁽²⁾	OUTC1_6	-	_	_	_	PS8_2 = 1
P14_3 ⁽²⁾	OUTC1_7	_	_	_	_	PS8_3 = 1

NOTES:

- 1. Set registers PS0 to PS3, PS5, PS7, and PS8 after setting the other registers.
- 2. This port is provided in the 144-pin package only.
- 3. P7_0 and P7_1 are N-channel open drain output ports.
- 4. Set the PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.




Figure 22.25 Register Settings for Waveform Generation Function (Group 1)




Figure 22.26 Register Settings for Waveform Generation Function (Group 2)

22.3.1 Single-Phase Waveform Output Mode (Group 1 and Group 2)

The OUTCi_j pin outputs "H" when the base timer value matches the GiPOj register value (i = 1, 2; j = 0 to 7), and outputs "L" when the base timer is reset.

Table 22.7 lists specifications of single-phase waveform output mode. Figure 22.27 shows an example of single-phase waveform output mode operation.

Table 22.7 Single-Phase Waveform Output Mode Specifications

Item	Specification		
Waveform generation channel	Group 1 and 2: channels 0 to 7		
OUTCi_ j pin	Pulse output		
Output waveform ⁽¹⁾	Base timer is not reset: -The INV bit in the GiPOCRj register is set to 0 (output not inverted) -Bits UD1 and UD0 in G1BCR1 register are set to 00b (counter increment mode)		
	Cycle: 65536 fBTi		
	"L" width: m fBTi		
	"H" width: 65536 - m fBTi		
	m: setting value of the GiPOj register: 0000h to FFFFh		
	Base timer is reset when base timer value matches the GiPO0 register value: -The INV bit in the GiPOCRj register is set to 0 (output not inverted) -Bits UD1 and UD0 in G1BCR1 register are set to 00b (counter increment mode)		
	Cycle: $\frac{p+2}{fBTi}$		
	"L" width: m fBTi		
	"H" width: $\frac{p+2-m}{fBTi}$		
	m: setting value of the GiPOj register (0000h to FFFFh) p: setting value of the GiPO0 register (0001h to FFFDh) If $m \ge p + 2$, the output level is fixed to "L"		
Waveform output start condition	Set both the BTS bit in the GiBCR1 register and the IFEj bit in the GiFE register to 1		
Waveform output stop condition	Set either the BTS or IFEj bit to 0		
Interrupt request generation timing	An interrupt request is generated at the second clock cycle after the base timer value matches the GiPOj register value. The POijR bit in the IIOkIR register (k = 0 to 11) becomes 1 (interrupt requested) when an interrupt request is generated. (See Figure 11.18 IIO0IR to IIO11IR Registers)		
Selectable function	Initial value set function: Set the initial output level when waveform output is started (determined by the IVL bit in the GiPOCRj register) Inverted output function: Output the inverted waveform level (determined by the INV bit in the GiPOCRj register)		

NOTE:

1. When the INV bit in the GiPOCRj register is set to 1 (output inverted), the "L" width and the "H" width are inversed.






Figure 22.27 Single-Phase Waveform Output Mode Operation

22.3.2 Phase-Delayed Waveform Output Mode (Group 1 and Group 2)

Output level from the OUTCi_j pin is inverted every time the base timer value matches the GiPOj register value (i = 1, 2; j = 0 to 7).

Table 22.8 lists specifications of phase-delayed waveform output mode. Figure 22.28 shows an example of phase-delayed waveform output mode operation.

Table 22.8 Phase-Delayed Waveform Output Mode Specifications

Item	Specification		
Waveform generation channel	Group 1 and 2: channels 0 to 7		
OUTCi_ j pin	Pulse output		
Output waveform	Base timer is not reset: -Bits UD1 and UD0 in G1BCR1 register are set to 00b (counter increment mode)		
	Cycle: 65536 × 2 fBTi		
	"H" and "L" widths: 65536 fBTi		
	 Base timer is reset when base timer value matches the GiPO0 register value: -Bits UD1 and UD0 in G1BCR1 register are set to 00b (counter increment mode) 		
	Cycle: $\frac{2 (p + 2)}{fBTi}$		
	"H" and "L" widths: — p + 2 fBTi		
	p: setting value of the GiPO0 register (0001h to FFFDh) If GiPOq register value (q = 1 to 7) (0000h to FFFFh) \geq p + 2, the output level is not inverted		
Waveform output start condition	Set both the BTS bit in the GiBCR1 register and the IFEj bit in the GiFE register to 1		
Waveform output stop condition	Set either the BTS or IFEj bit to 0		
Interrupt request generation timing	An interrupt request is generated at the second clock cycle after the base timer value matches the GiPOj register value. The POijR bit in the IIOkIR register (k = 0 to 11) becomes 1 (interrupt requested) when an interrupt request is generated. (See Figure 11.18 IIO0IR to IIO11IR Registers)		
Selectable function	Initial value set function: Set the initial output level when waveform output is started (determined by the IVL bit in the GiPOCRj register) Inverted output function: Output the inverted waveform level (determined by the INV bit in the GiPOCRj register)		




Figure 22.28 Phase-Delayed Waveform Output Mode Operation

22.3.3 Set/Reset (SR) Waveform Output Mode (Group 1 and Group 2)

The OUTCi_j pin outputs "H" when the base timer value matches the GiPOj register value (i = 1, 2; j = 0, 2, 4, 6), and outputs "L" when the base timer value matches the GiPOk register value (k = j + 1) or when the base timer is reset. Table 22.9 lists specifications of SR waveform output mode. Figure 22.29 shows an example of SR waveform output mode operation.

Table 22.9 SR Waveform Output Mode Specifications

Item	Specification		
Waveform generation channel ⁽¹⁾	Group 1 and 2: channels 0, 2, 4, 6		
OUTCi_j pin	Pulse output		
Output waveform ⁽¹⁾⁽²⁾	Base timer is not reset: The INV bit in the GiPOCRj register is set to 0 (output not inverted) Bits UD1 and UD0 in G1BCR1 register are set to 00b (counter increment mode) (1) m < n		
	"H" width: $\frac{\text{n - m}}{\text{fBTi}}$ "L" width: $\frac{65536 - \text{n + m}}{\text{fBTi}}$		
	(2) m ≥ n		
	"H" width: 65536 - m		
	m: setting value of the GiPOj register (0000h to FFFFh) n: setting value of the GiPOk register (0000h to FFFFh)		
	Base timer is reset when base timer value matches the GiPO0 register value(1): The INV bit in the GiPOCRj register is set to 0 (output not inverted) Bits UD1 and UD0 in G1BCR1 register are set to 00b (counter increment mode) (1) m < n < p + 2		
	"H" width: $\frac{n-m}{fBTi}$ "L" width : $\frac{p+2-n+m}{fBTi}$		
	(2) m < p + 2 ≤ n		
	"H" width: $\frac{p+2-m}{fBTi}$ "L" width : $\frac{m}{fBTi}$		
	 (3) m ≥ p + 2, the output level is fixed to "L" m: setting value of the GiPOq register (q = 2, 4, 6) (0000h to FFFFh) n: setting value of the GiPOk register (0000h to FFFFh) p: setting value of the GiPO0 register (0001h to FFFDh) 		
Waveform output start condition	Set both the BTS bit in the GiBCR1 register and the IFEj bit in the GiFE register to 1		
Waveform output stop condition	Set either the BTS or IFEj bit to 0		
Interrupt request generation timing	An interrupt request is generated at the second clock cycle after the base timer value matches the GiPOj register value. The POirR bit in the IIOsIR register becomes 1 (interrupt requested) when an interrupt request is generated. (r = 0 to 7; s = 0 to 11) (See Figure 11.18 IIO0IR to IIO11IR Registers)		
Selectable function	Initial value set function: Set the initial output level when waveform output is started (determined by the IVL bit in the GiPOCRj register) Inverted output function: Output the inverted waveform level (determined by the INV bit in the GiPOCRj register)		

NOTES:

- 1. If the base timer is reset when the base timer value matches the GiPO0 register, the SR waveform generation function in the channel 0 can not be used.
- 2. When the INV bit in the GiPOCRj register is set to 1 (output inverted), the "L" width and the "H" width are inversed.






Figure 22.29 SR Waveform Output Mode Operation

22.3.4 Bit Modulation PWM Output Mode (Group 2)

In bit modulation PWM output mode, 16-bit PWM duty ratio can be achieved with a collection of 6-bit PWM pulses. A series of 1024 pulses whose "L" widths are specified with 6-bit PWM, is repeatedly output. The six high-order bits in the G2POi register (i = 0 to 7) determine the base "L" width. The ten low-order bits determine the number of pulses (modulated pulses) whose "L" widths are extended by one fBT2 clock cycle.

Table 22.10 lists specifications of bit modulation PWM output mode. Table 22.11 lists the number of modulated pulses and their locations. Figure 22.30 shows an example of bit modulation PWM output mode operation.

Table 22.10 Specifications of Bit Modulation PWM Output Mode

Item	Specification		
Waveform generation channels	Group 2: channels 0 to 7 ⁽¹⁾		
OUTC2_i pin	Pulse output		
Output waveform ⁽²⁾⁽³⁾	PWM cycle: $\frac{64}{\text{fBT2}} (=t)$		
	Repeat cycle: $\frac{65536}{\text{fBT2}} (= \frac{64}{\text{fBT2}} \times 1024)$		
	"L" width: $\frac{n+1}{fBT2}$: for m pulses, $\frac{n}{fBT2}$: for (1024 - m) pulses		
	Average "L" width: $\frac{1}{\text{fBT2}} \times (n + \frac{m}{1024})$		
	n: setting value of the six high-order bits in the G2POi register (00h to 3Fh)		
	m: setting value of the ten low-order bits in the G2POi register (000h to 3FFh)		
Waveform output start condition	Set both the BTS bit in the G2BCR1 register and the IFEi bit in the G2FE register to 1		
Waveform output stop condition	Set either the BTS or IFEi bit to 0		
Interrupt request generation timing	An interrupt request is generated at the second clock cycle after the base timer value matches the G2POi register value. The PO2iR bit in the IIOkIR register (k = 3, 5 to 11) becomes 1 (interrupt requested) when an interrupt request is generated. (See Figure 11.18 IIOOIR to IIO11IR Registers)		
Selectable function	 Initial value set function: Set the initial output level when waveform output is started (determined by the IVL bit in the G2POCRi register) Inverted output function: Output the inverted waveform level (determined by the INV bit in the G2POCRi register) 		

NOTES:

- 1. Channels 0 to 7 are provided in the 144-pin package. Channels 0 to 2 are provided in the 100-pin package.
- 2. Set bits RST2 to RST0 in the G2BCR1 register to 000b to use bit modulation PWM mode.
- 3. When the INV bit in the G2POCRi register is set to 1 (output inverted), the "L" width and the "H" width are inversed.

Table 22.11 Number of Modulated Pulses and Locations

Ten low-order bits in the G2POi register	Number of Pulses	Location
00 0000 0000b	0	none
00 0000 0001b	1	512t
00 0000 0010b	2	256t, 768t
00 0000 0100b	4	128t, 384t, 640t, 896t
00 0000 1000b	8	64t, 192t, 320t, 448t, 576t, 704t, 832t, 960t
10 0000 0000b	512	1t, 3t, 5t, 7t, 1019t, 1021t, 1023t




Figure 22.30 Bit Modulation PWM Output Mode Operation

22.3.5 Real-Time Port Output Mode (Group 2)

The OUTC2_i pin (i = 0 to 7) outputs the value of the RTPi bit in the G2RTP register when the base timer value matches the G2POi register. To use real-time output mode, set the RTP bit in the G2POCRi register to 1 and the PRT bit to 0 in the channel used for this mode. Also, set the PRP bit in the G2BCR1 register to 0.

Table 22.12 lists specifications of real-time port output mode. Figure 22.31 shows a block diagram. Figure 22.32 shows an example of real-time port output mode operation.

Table 22.12 Specifications of Real-Time Port Output Mode

Item	Specification
Waveform generation channels	Group 2: channels 0 to 7 ⁽¹⁾
OUTC2_i pin	Real-time port output
Waveform output start condition	Set both the BTS bit in the G2BCR1 register and the IFEi bit in the G2FE register to 1
Waveform output stop condition	Set either the BTS or IFEi bit to 0
Interrupt request generation timing	An interrupt request is generated at the second clock cycle after the base timer value matches the G2POi register value. The PO2iR bit in the IIOkIR register (k = 3, 5 to 11) becomes 1 (interrupt requested) when an interrupt request is generated. (See Figure 11.18 IIO0IR to IIO11IR Registers)
Selectable function	Initial value set function: Set the initial output level when waveform output is started (determined by the IVL bit in the G2POCRi register)

NOTE:

1. Channels 0 to 7 are provided in the 144-pin package. Channels 0 to 2 are provided in the 100-pin package.




Figure 22.31 Real-Time Port Output Function Block Diagram




Figure 22.32 Real-Time Port Output Mode Operation

22.3.6 Parallel Real-Time Port Output Mode (Group 2)

In parallel real-time port output mode, all of the channels which the RTP bit in the G2POCRi register (i=0 to 7) is set to 1, perform the parallel real-time port output. The value set in the G2RTP register is output from the OUTC2_i pin in these channels, when the base timer value matches any of the G2POi register which the RTP bit is set to 1. Real-time port output and parallel real-time port output cannot be used in the same group. To use parallel real-time port output, set the RTP bit to 1 and the PRT bit to 1 in the channel used for parallel real-time port output. Also, set the PRP bit in the G2BCR1 register to 1.

Table 22.13 lists specifications of parallel real-time port output mode. Figure 22.33 shows a block diagram. Figure 22.34 shows an example of parallel real-time port output mode operation.

Table 22.13 Specifications of parallel real-time port output mode

Item	Specification
Waveform generation channels	Group 2: channels 0 to 7 ⁽¹⁾
OUTC2_i pin	Real-time port output
Waveform output start condition	Set both the BTS bit in the G2BCR1 register and the IFEi bit in the G2FE register to 1
Waveform output stop condition	Set either the BTS or IFEi bit to 0
Interrupt request generation timing	An interrupt request is generated at the second clock cycle after the base timer value matches the G2POi register value. The PO2iR bit in the IIOkIR register (k = 3, 5 to 11) becomes 1 (interrupt requested) when an interrupt request is generated. (See Figure 11.18 IIO0IR to IIO11IR Registers)
Selectable function	Initial value set function: Set the initial output level when waveform output is started (determined by the IVL bit in the G2POCRi register)

NOTE:

1. Channels 0 to 7 are provided in the 144-pin package. Channels 0 to 2 are provided in the 100-pin package.




Figure 22.33 Parallel Real-Time Port Output Function Block Diagram




Figure 22.34 Parallel Real-Time Port Output Mode Operation

22.3.7 GiPOj Register Value Reload Timing Select Function (i = 1, 2; j = 0 to 7)

The RLD bit in the GiPOCRj register determines whether the GiPOj register value is reloaded to the internal register when the value is written, or when the base timer is reset. Figure 22.35 shows an operation example.




Figure 22.35 GiPOj Register Value Reload Timing Select Function Operation

22.4 Group 0 and Group 1 Communication Function

In the group 0 communication function, clock synchronous mode or HDLC data processing mode is available. In the group 1 communication function, clock synchronous mode, clock asynchronous (UART) mode, or HDLC data processing mode is available. Figure 22.36 shows a block diagram of group 0 communication function. Figure 22.37 shows a block diagram of group 1 communication function. Figures 22.38 to 22.46 show registers associated with the communication function.




Figure 22.36 Group 0 Communication Function Block Diagram




Figure 22.37 Group 1 Communication Function Block Diagram





Figure 22.38 CCS Register



G0MR and G1MR Registers Figure 22.39




Figure 22.40 G0CR, G1CR Registers




Figure 22.41 G0EMR, G1EMR, G0ETC, G1ETC Registers




Figure 22.42 G0ERC, G1ERC Registers





Figure 22.43 GOIRF and G1IRF Registers

Group i Data Comparison Register j (i=0,1; j=0 to 3)⁽¹⁾ Symbol Address After Reset G0CMP0 to G0CMP3 00F0h, 00F1h, 00F2h, 00F3h Undefined G1CMP0 to G1CMP3 0130h, 0131h, 0132h, 0133h Undefined Function Setting Range RW 00h to FFh RW Data to be compared NOTE: 1. Set the GiMSK0 register to use the GiCMP0 register. Set the GiMSK1 register to use the GiCMP1 register. Group i Data Mask Register j (i=0,1; j=0,1) Symbol Address After Reset G0MSK0, G0MSK1 00F4h, 00F5h Undefined G1MSK0, G1MSK1 Undefined 0134h, 0135h RW Function Setting Range Masked data for received data RW 00h to FFh Write 1 to the bit which is not compared Group i Transmit CRC Code Register (i=0,1) Symbol After Reset G0TCRC, G1TCRC 00FBh-00FAh, 013Bh-013Ah 0000h RW Function Result of the transmit CRC calculation (1)(2) RO NOTES: 1. This register becomes the initial value selected by the CRCV bit in the GiEMR register when the TE bit in the GiCR register is set to 0 (transmit operation disabled). 2. Transmit CRC calculation is performed when each one bit of data is transmitted while the TCRCE bit in the GiETC register is set to 1 (used). Group i Receive CRC Code Register (i=0,1) After Reset Symbol Address G0RCRC, G1RCRC 00F9h-00F8h, 0139h-0138h Undefined Function RW Result of the receive CRC calculation(1)(2)(3) RO NOTES: 1. This register becomes the initial value selected by the CRCV bit in the GiEMR register when the RCRCE bit in the GiERC register is set to 0 (not used). If the ACRC bit in the GiEMRj (j = 0 to 3) register is set to 1 (initialized), this register is initialized when the received data is matched the data in the GiCMPj register. 2. This register is initialized before receive operation starts. 3. Receive CRC calculation is performed when each one bit of data is received while the RCRCE bit in the GiERC register is set to

Figure 22.44 G0CMP0 to G0CMP3, G1CMP0 to G1CMP3 Registers, G0MSK0 and G0MSK1 Registers, G1MSK0 and G1MSK1 Registers, G0TCRC and G1TCRC Registers, G0RCRC and G1RCRC Registers



G0TB, G1TB Registers, G0DR, G1DR Registers **Figure 22.45**




Figure 22.46 G0RB, G1RB Registers, G0RI, G1RI Registers, G0TO, G1TO Registers

22.4.1 Clock Synchronous Mode (Groups 0 and 1)

Full-duplex clock synchronous serial communication is allowed in this mode. f8, f2n, or external clock can be selected as the group 0 serial clock. f8, f2n, the clock generated in channel 3, or external clock can be selected as the group 1 serial clock. Table 22.14 lists specifications of groups 0 and 1 clock synchronous mode. Table 22.15 and 22.16 list clock settings. Table 22.17 lists pin settings. Figures 22.47 to 22.49 show register setting. Figure 22.50 shows an example of a transmit and receive operation.

Table 22.14 Clock Synchronous Mode Specifications (Groups 0 and 1)

Item	Specification
Data format	Data length: 8 bits long
Serial clock	Refer to the Tables 22.15 and 22.16
Transmit and receive start condition	Select serial clock and set registers GiMR and GiERC (i = 0, 1). Then wait for one or more serial clock cycles before all of the following conditions are met to start the transmit/receive operation. •The TE bit in the GiCR register is set to 1 (transmit operation enabled) •The TI bit in the GiCR register is set to 0 (data in the GiTB register) •The RE bit in the GiCR register is set to 1 (receive operation enabled) If transmit-only operation is performed, the RE bit setting is not required.
Interrupt request generation timing	Transmit interrupt (The IRS bit in the GiMR register selects one of the following) •When IRS is set to 0 (no data in the GiTB register): When data is transferred from the GiTB register to the transmit shift register (transmit operation started) •When IRS is set to 1 (transmit operation completed): When data transmit operation from the transmit shift register is completed The SIOiTR bit in IIO1IR or IIO3IR register becomes 1 (interrupt requested) when a transmit interrupt request is generated (Refer to Figure 11.18). Receive interrupt •When data is transferred from the receive shift register to the GiRB register (receive operation completed) The SIOiRR bit in IIO1IR or IIO2IR register becomes 1 (interrupt requested) when a receive interrupt request is generated (Refer to Figure 11.18).
Error detection	• Overrun error Overrun error occurs when the 7th bit of the next data is received before reading the GiRB register. If an overrun error occurs, a read from the GiRB register returns an undefined value. The OER bit is updated when the data is transferred from the receive shift register to the GiRB register every time a receive operation is completed.
Selectable function	LSB first or MSB first Data is transmitted and received from either bit 0 or bit 7. ISTXDi and ISRXDi I/O polarity invert The level output from the ISTXDi pin and the level applied to the ISRXDi pin are inverted.

Table 22.15 Clock Settings (Group 0)

Serial Clock	G0MR Register	CCS Register
Serial Clock	CKDIR Bit	Bits CCS1 and CCS0
f8	0	11b
f2 ⁽¹⁾	0	10b
Input to ISCLK0 pin	1	-

NOTE:

1. Bits CNT3 to CNT0 in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Table 22.16 Clock Settings (Group 1)

Serial Clock ⁽³⁾	G1MR Register	CCS Register
Serial Clock(*)	CKDIR Bit	Bits CCS3 and CCS2
fBT1 (NOTE 1)	0	00b
f8	0	11b
f2n ⁽²⁾	0	10b
Input to ISCLK1 pin	1	-

n: Setting value of the G1PO0 register (0001h to FFFDh)

- 1. The serial clock is generated in phase-delayed waveform output mode of the channel 3. The baud rate is set using the function, which is to reset a base timer when the value in the G1PO0 register matches the value of a base timer.
- 2. Bits CNT3 to CNT0 in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
- 3. The serial clock is set to fBT1 divided by six or lower frequency. Additionally, meet the timing requirements, which are shown on Tables 27.25 and 27.48 Intelligent I/O communication function (Groups 0 and 1) in the chapter 27. Electrical Characteristics.

Table 22.17 Pin Settings in Clock Synchronous Mode (Groups 0 and 1)

					Bit S	Setting		
Port	Function	G1POCR0 G1POCR1 Registers ⁽²⁾	IPS Register	PD7, PD8, PD11,PD15 Registers	PSD1 Register	PSC Register	PSL1, PSL5, PSL9 Registers	PS1, PS2, PS5, PS9 Registers ⁽¹⁾
P7_3	ISTXD1 Output ⁽³⁾	G1POCR0	_	_	_	PSC_3=1	PSL1_3=0	PS1_3=1
P7_4	ISCLK1 Input	_	IPS1=0	PD7_4=0	_	_	_	PS1_4=0
	ISCLK1 Output	G1POCR1	_	_	PSD1_4=0	PSC_4=1	PSL1_4=0	PS1_4=1
P7_5	ISRXD1 Input	_	IPS1=0	PD7_5=0	_	_	_	PS1_5=0
P7_6	ISTXD0 Output(3)	_	_	-	PSD1_6=0	PSC_6=0	PSL1_6=0	PS1_6=1
P7_7	ISCLK0 Input	_	IPS0=0	PD7_7=0	_	_	_	PS1_7=0
	ISCLK0 Output	-	-	_	_	_	PSL1_7=0	PS1_7=1
P8_0	ISRXD0 Input	-	IPS0=0	PD8_0=0	_	_	_	PS2_0=0
P11_0	ISTXD1 Output(3)	G1POCR0	_	_	_	_	PSL5_0=0	PS5_0=1
P11_1	ISCLK1 Input	_	IPS1=1	PD11_1=0	_	_	_	PS5_1=0
	ISCLK1 Output	G1POCR1	_	_	_	_	PSL5_1=0	PS5_1=1
P11_2	ISRXD1 Input	_	IPS1=1	PD11_2=0	_	_	_	PS5_2=0
P15_0	ISTXD0 Output(3)	_	_	_	_	_	PSL9_0=0	PS9_0=1
P15_1	ISCLK0 Input	_	IPS0=1	PD15_1=0	_	_	_	PS9_1=0
	ISCLK0 Output	_	_	_	_	_	PSL9_1=0	PS9_1=1
P15_2	ISRXD0 Input	-	IPS0=1	PD15_2=0	_	_	-	_

- 1. Set registers PS1, PS2, PS5, and PS9 after setting the other registers.
- 2. Set bits MOD2 to MOD0 in the corresponding register to 111b (use communication function output).
- 3. After an operating mode is selected in the GiMR register and the pin function is set in the Function Select Registers, the ISTXDi pin outputs an "H" signal when the OPOL bit is set to 0 (No ISTXD output polarity invert) or the ISTXDi pin outputs an "L" signal when the OPOL bit is set to 1 (ISTXD output polarity invert) until a transmit operation starts.




Figure 22.47 Register Settings in Group 0 Clock Synchronous Mode





Figure 22.48 Register Settings in Group 1 Clock Synchronous Mode (1/2)



Register Settings in Group 1 Clock Synchronous Mode (2/2) **Figure 22.49**




Figure 22.50 Transmit and Receive Operation in Clock Synchronous Mode (Groups 0 and 1)

22.4.2 Clock Asynchronous (UART) Mode (Group 1)

Table 22.18 lists specifications of UART mode. Table 22.19 lists pin settings. Figures 22.51 and 22.52 show register settings. Figure 22.53 shows an example of a transmit operation. Figure 22.54 shows an example of a receive operation.

Table 22.18 UART Mode Specifications

Item	Specification
Data format	 Data length: 8 bits long Start bit: 1 bit long Parity bit: selectable among odd, even, or none Stop bit: selectable from 1 bit or 2 bits long
Baud rate	fBT1 2(n + 2) n: Setting value of the G1PO0 register (0006h to FFFDh) • The CKDIR bit in the G1MR register is set to 0 (internal clock) • Bits CCS3 and CCS2 in the CCS register is set to 00b (Clock generated with waveform generation function) The internal transmit clock is generated in phase-delayed waveform output mode of the channel 3. The internal receive clock is generated by performing both the time measurement and phase-delayed waveform output in the channel 2.
Transmit start condition	Set registers associated with the waveform generation function and the G1MR register. Then wait for one or more internal transmit clock cycles before all of the following conditions are met to start the transmit operation. •The TE bit in the G1CR register is set to 1 (transmit operation enabled) •The TI bit in the G1CR register is 0 (data in the G1TB register)
Receive start condition	Set registers associated with the waveform generation function and the G1MR register. Then wait for one or more internal receive clock cycles before all of the following conditions are met to start the receive operation. •The RE bit in the G1CR register is set to 1 (receive operation enabled) •Detecting the start bit ("L" level)
Interrupt request generation timing	Transmit interrupt (The IRS bit in the G1MR register selects one of the following): •When the IRS bit is set to 0 (no data in the GiTB register): When data is transferred from the G1TB register to the transmit shift register (transmit operation started) •When the IRS bit is set to 1 (transmit operation completed): When the final stop bit is output from the transmit shift register The SIO1TR bit in the IIO3IR register becomes 1 (interrupt requested) when a transmit interrupt request is generated (Refer to Figure 11.18). Receive interrupt: •When data is transferred from the receive shift register to the G1RB register (receive operation completed) The SIO1RR bit in the IIO2IR register becomes 1 (interrupt requested) when a receive interrupt request is generated (Refer to Figure 11.18).
Error detection	 Overrun error Overrun error occurs when the preceding bit of the final stop bit of the next data (the first stop bit when selecting 2 stop bits) is received before reading the G1RB register. If an overrun error occurs, a read from the G1RB register returns an undefined value. Framing error Framing error occurs when the number of the stop bits set by the STPS bit in the G1MR register is not detected. Parity error Parity error occurs when parity is enabled and the received data does not have the correct even or odd parity set by the PRY bit in the G1MR register. Each error flag is updated when the data is transferred from the receive shift register to the G1RB register every time a receive operation is completed.
Selectable function	LSB first or MSB first Data is transmitted or received from either bit 0 or bit 7.

Table 22.19 Pin Settings in UART Mode (Group 1)

Port Function	G1POCR0 Register ⁽²⁾	Bit Setting					
		IPS Register	PD7, PD11 Registers	PSC Register	PSL1, PSL5 Registers	PS1, PS5 Registers ⁽¹⁾	
P7_3	ISTXD1 output	G1POCR0	-	-	PSC_3=1	PSL1_3=0	PS1_3=1
P7_5	ISRXD1 input	_	IPS1=0	PD7_5=0	_	-	PS1_5=0
P11_0	ISTXD1 output	G1POCR0	_	_	_	PSL5_0=0	PS5_0=1
P11_2	ISRXD1 input	_	IPS1=1	PD11_2=0	_	_	PS5_2=0

- 1. Set registers PS1 and PS5 after setting the other registers.
- 2. Set bits MOD2 to MOD0 in the G1POCR0 register to 111b (use communication function output).




Figure 22.51 Register Settings in Group 1 UART Mode (1/2)




Figure 22.52 Register Settings in Group 1 UART Mode (2/2)




Figure 22.53 Transmit Operation in Group 1 UART Mode




Figure 22.54 Receive Operation in Group 1 UART Mode

22.4.3 HDLC Data Processing Mode (Group 0 and Group 1)

In HDLC data processing mode, bit stuffing, flag sequence detection, abort sequence detection and CRC calculation are available for HDLC data processing. In this mode, the MCU is unable to input or output data in no-return-to-zero-invert (NRZI) format (No pin is used). f1, f8 or f2n can be selected as the group 0 transfer clock. f1, f8, f2n or the clock generated in the channel 0 or 1 can be selected as the group 1 transfer clock.

To generate HDLC frame data, write source data to the GiTB register (i=0,1). The data conversion result is stored into the GiTO register. If data is in the GiTO register, the conversion is stopped. The conversion is resumed by reading the GiTO register. The HDLC data processing is performed even no data in the GiTB register. A CRC value is calculated every time one bit is converted.

To generate source data, write HDLC frame data to the GiRI register. The data in the GiRI register is transferred to the shift register. HDLC data processing starts when the value in the shift register matches the value in the GiCMP3 register (7Eh). The data conversion result is stored into the GiRB register.

Tables 22.20 and 22.21 list specifications of the HDLC data processing mode. Tables 22.22 and 22.23 list clock settings. Table 22.24 lists register settings.

Table 22.20 Specifications of the HDLC Data Processing Mode (1/2)

Item	Specification
Input data format	8-bit data fixed, bit alignment is optional
Output data format	8-bit data fixed
Transfer clock	See Tables 22.22 and 22.23
I/O method	 When HDLC frame data is generated from source data: A value set in the GiTB register (i=0,1) is converted with HDLC data processing and transferred to the GiTO register. When source data is generated from HDLC frame data: A value set in the GiRI register is converted with HDLC data processing and transferred to the GiRB register.
Bit stuffing	When HDLC frame data is generated, a "0" is inserted after five continuous "1's". When source data is generated, a "0" is deleted after five continuous "1's".
Flag sequence detection	Write the flag sequence "7Eh" to the GiCMP3 register. When the GiDR register matches the GiCMP3 register, a special communication function interrupt is generated. (The SRTiR bit in the IIO4IR register becomes 1.)
Abort sequence detection	Write the abort sequence "FEh" to the GiCMPj register (j = 0, 1) and the masked data "01h" to the GiMSKj register. When the GiDR register and the GiCMPj register are compared and all the non-masked bits are matched, a special communication function interrupt is generated. (The SRTIR bit in the IIO4IR register becomes 1.)
CRC	Bits CRC1 and CRC0 are set to 11b (X ¹⁶ +X ¹² +X ⁵ +1) The CRCV bit is set to 1 (set to FFFFh) • When HDLC frame data is generated: CRC calculation result is stored into the GiTCRC register. The TCRCE bit in the GiETC register is set to 1 (transmit CRC used). Initialization: The CRC calculation result is initialized when the TE bit in the GiCR register is set to 0 (transmit disabled). • When source data is generated: CRC calculation result is stored into the GiRCRC register. The RCRCE bit in the GiERC register is set to 1 (receive CRC used). Initialization: The CRC calculation result is initialized when the GiDR register matches the GiCMP3 register by comparing the flag sequence "7Eh" (The ACRC bit in the GiEMR register is set to 1 (CRC is initialized)).
Data processing start condition	The following conditions are required to start HDLC frame data generation: • The TE bit in the GiCR register is set to 1 (transmit operation enabled) • Data is written to the GiTB register The following conditions are required to start source data generation: • The RE bit in the GiCR register is set to 1 (receive operation enabled) • Data is written to the GiRI register

Table 22.21 Specifications of the HDLC Data Processing Mode (2/2)

Item	Specification
Interrupt request generation timing	 When HDLC frame data is generated: The IRS bit in the GiMR register selects one of the following: When the IRS bit is set to 0 (no data in the GiTB register) When data is transferred from the GiTB register to the transmit shift register (transmit operation started). When the IRS bit is set to 1 (transmit operation completed) When data transfer from the transmit shift register to the GiTO register is completed. When one of the above occurs, the GiTOR bit in the IIO1IR or IIO3IR register becomes 1 (interrupt requested) (Refer to Figure 11.18). When data, which is already converted to HDLC frame data, is transferred from the transmit shift register of the GiTO register to the transmit buffer, the GiTOR bit becomes 1. When source data is generated: When data is transferred from the GiRI register to the GiRB register (receive operation completed), the GiRIR bit in the IIO0IR or IIO2IR register becomes 1 (interrupt requested). When receive data is transferred from the receive buffer in the GiRI register to the receive shift register, the GiRIR bit becomes 1. When the GiTB register is compared to the GiCMPj register (j = 0 to 3), the SRTiR bit in the IIO4IR register becomes 1 (interrupt requested).

Table 22.22 Clock Settings in HDLC Data Processing Mode (Group 0)

Transfer Clask(1)	CCS Register		
Transfer Clock ⁽¹⁾	CCS0 Bit	CCS1 Bit	
f1	1	0	
f8	1	1	
f2n ⁽²⁾	0	1	

- 1. The transfer clock is generated when the RSHTE bit in the G0ERC register is set to 1 (receive shift operation enabled) while source data is generated.
- 2. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).

Table 22.23 Clock Setting in HDLC Data Processing Mode (Group 1)

Transfer Clock ⁽¹⁾	CCS Register		
Transier Clock(1)	CCS2 Bit	CCS3 Bit	
fBT1 (NOTE 2)	0	0	
f1	1	0	
f8	1	1	
f2n ⁽³⁾	0	1	

m: Setting value of the G1PO0 register (0001h to FFFDh) NOTES:

- 1. The transfer clock is generated when the RSHTE bit in the G1ERC register is set to 1(receive shift operation enabled) while source data is generated.
- 2. The transfer clock is generated in single-phase waveform output mode of the channel 1.
- 3. Bits CNT3 to CNT0 in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).



Table 22.24 Register Settings in HDLC Data Processing Mode (Groups 0 and 1)

-		· · · · · · · · · · · · · · · · · · ·	
Register	Bit	Function	
CCS	CCS1 and CCS0	Select transfer clock.	
	CCS3 and CCS2	Select transfer clock.	
G1BCR0 ⁽¹⁾	BCK1 and BCK0	Select count source.	
	DIV4 to DIV0	Select count source divide ratio.	
	IT	Select the base timer interrupt generation timing.	
G1BCR1 ⁽¹⁾	_	Set to 0001 0010b.	
G1POCR0 ⁽¹⁾	-	Set to 0000 0000b.	
G1POCR1 ⁽¹⁾	_	Set to 0000 0000b.	
G1PO0 ⁽¹⁾	_	Set baud rate.	
G1PO1 ⁽¹⁾	_	Set the timing of the rising edge of the transfer clock. Timing of the falling edge ("H" width of the transfer clock) is fixed. Setting value of the G1PO1 register ≤ setting value of the G1PO0 register	
G1FS ⁽¹⁾	FSC1 and FSC0	Set to 00b.	
G1FE ⁽¹⁾	IFE1 and IFE0	Set to 11b.	
GiMR	GMD1 and GMD0	Set to 11b.	
	CKDIR	Set to 0.	
	UFORM	Set to 0.	
	IRS	Select a transmit interrupt source.	
GiCR	TE	Set to 1 to enable a transmit operation (HDLC frame data generation from source data).	
	TXEPT	Transmit shift register empty flag	
	TI	GiTB register empty flag	
	RE	Set to 1 to enable a receive operation (source data generation from HDLC frame data).	
	RI	Receive completion flag	
GiEMR	_	Set to 1111 0110b.	
GiETC	TCRCE	Set to 1 (CRC calculation is performed when HDLC frame data is generated from source data).	
	TBSF1	Set to 1 ("0" is inserted when HDLC frame data is generated).	
GiERC	CMP2E to CMP0E	Select whether or not the GiDR register and GiCMPj register (j = 0 to 2) are compared.	
	CMP3E	Set to 1.	
	RCRCE	Set to 1 (CRC calculation is performed when source data is generated from HDLC frame data).	
	RSHTE	When source data is generated, set to 1.	
	RBSF1	Set to 1 ("0" is deleted when source data is generated).	
GilRF	IRF3 to IRF0	Select an interrupt source.	
GiCMP0 and GiCMP1	_	Write FEh to detect an abort sequence.	
GiCMP2	_	Set data to be compared.	
GiCMP3	_	Write 7Eh.	
GiMSK0 and GiMSK1	_	Write 01h to detect an abort sequence.	
GiTCRC	-	The CRC code, which is calculated when generating HDLC frame data from source data, can be read.	
GiRCRC	-	The CRC code, which is calculated when generating source data from HDLC frame data, can be read.	
G1TB	_	Used to generate HDLC frame data. Write source data.	
GiTO	-	Used to generate HDLC frame data. HDLC frame data, which is generated from source data, can be read.	
GiRI	_	Used to generate source data. Write HDLC frame data.	
G1RB	_	Used to generate source data. Source data, which is generated from HDLC frame data, can be read.	
i = 0 1			

i = 0,1 NOTE:

^{1.} These register settings are required when bits CCS3 and CCS2 in the CCS register are set to 00b (clock generated with the waveform generation function).



Group 2 Communication Function 22.5

In the group 2 communication function, variable data length clock synchronous serial communication is available. Figure 22.55 shows block diagram of group 2 communication function. Figures 22.56 to 22.60 show registers associated with the communication function.




Figure 22.55 Group 2 Communication Function Block Diagram

Group 2 SI/O Transmit Buffer Register Symbol Address After Reset G2TB 016Dh - 016Ch Undefined Bit Symbol RW Bit Name Function Transmit buffer Transmit Data WO (b7-b0) b10 b9 b8 SZ0 RW 0 0 0:8 bits long 0 0 1:1 bits long 1 0:2 bits long SZ1 Data length select bits 1 1:3 bits long RW 0 0:4 bits long 0 1:5 bits long 1 0:6 bits long RW 1 1:7 bits long Unimplemented. (b12-b11) Write 0. Read as undefined value. 0: Adds no ACK bit ACK function select bit RW Α 1 : Adds the ACK bit after last transmit bit 0 : Adds the parity bit Parity calculation after the transmit data PC RW continuing bit 1 : Carries over a parity to the following transmit data(1) 0: No parity Parity function select bit RW 1 : Parity (even parity only)

Group 2 SI/O Receive Buffer Register




Figure 22.56 G2TB, G2RB Register

^{1.} Set the P bit to 0 before setting the PC bit to 1.

^{1.} The OER bit becomes 0 when bits GMD1 and GMD0 in the G2MR register are set to 00b (communication unit is reset) or the RE bit in the G2CR register is set to 0 (receive operation disabled).




Figure 22.57 G2MR Register




Figure 22.58 G2CR Register




Figure 22.59 IECR and IEAR Registers

Group 2 IEBus Transmit Interrupt Source Detect Register Address Symbol After Reset **IETIF** 0173h XXX0 0000b Bit Symbol RW **Bit Name** Function 0 : Transmit operation is completed in error **IETNF** Normal complete flag⁽¹⁾ 1 : Transmit operation is successfully RW completed 0 : No error detected **IEACK** ACK error flag(1) RW 1: Error detected Maximum transfer byte 0 : No error detected **IETMB** RW error flag(1) 1: Error detected 0: No error detected IETT Timing error flag⁽¹⁾ RW 1: Error detected 0: No error detected **IEABL** Arbitration lost flag⁽¹⁾ RW 1 : Error detected Unimplemented. (b7-b5)Write 0. Read as undefined value.

NOTE:

Group 2 IEBus Receive Interrupt Source Detect Register




Figure 22.60 IETIF and IERIF Registers

^{1.} This bit can be set to 0 by a program, but cannot be set to 1. When the IEB bit in the IECR register is set to 0 (IEBus disabled), bits IETNF, IEACK, IETMB, IETT, and IEABL become 0.

^{1.} This bit can be set to 0 by a program, but cannot be set to 1. When the IEB bit in the IECR register is set to 0 (IEBus disabled), bits IETNF, IEACK, IETMB, IETT, and IEABL become 0.

22.5.1 Variable Data Length Clock Synchronous Mode (Group 2)

In variable data length clock synchronous mode, full-duplex clock synchronous serial communication is allowed. Transmit data can be selected from 1 to 8 bits long. Continuous transmit/receive operations enable to communicate more than 9 bit-long data. Table 22.25 lists specifications of the group 2 variable data length clock synchronous mode. Table 22.26 lists register settings. Table 22.27 lists pin settings. Figure 22.61 shows an example of a transmit and receive operation.

Table 22.25 Variable Data Length Clock Synchronous Mode Specifications (Group 2)

Item	Specification			
Data format	Data length: variable			
Serial clock ⁽¹⁾	When the CKDIR bit in the G2MR register is set to 0 (internal clock):			
	fBT2 n: setting value of the G2PO0 register			
	2(n+2) (0001h to FFFDh)			
	The G2PO0 register determines a baud rate and the serial clock is generated in phase-delayed waveform output mode of the channel 2. When the CKDIR bit is set to 1 (external clock): The serial clock is input from the ISCLK2 pin.			
Transmit start condition	Transmit operation starts when all of the following conditions are met: • Set the TE bit in the G2CR register to 1 (transmit operation enabled) • Data is written to the G2TB register			
Receive start condition	Receive operation starts when all of the following conditions are met: • Set the TE bit in the G2CR register to 1 (transmit operation enabled) • Data is written to the G2TB register • Set the RE bit in the G2CR register to 1 (receive operation enabled)			
Interrupt request generation timing	Transmit interrupt (The IRS bit in the G2MR register selects one of the following): • The IRS bit is set to 0 (no data in the G2TB register): When data is transferred from the G2TB register to the transmit shift register (transmit operation started). • The IRS bit is set to 1 (transmit operation completed): When data transmit operation from the transmit shift register is completed. When the transmit interrupt request is generated, the SIO2TR bit in the IIO6IR register becomes 1 (interrupt requested) (See Figure 11.18). Receive interrupt: • When data is transferred from the receive shift register to the G2RB register (receive operation completed) When the receive interrupt request is generated, the SIO2RR bit in the IIO5IR register becomes 1 (interrupt requested) (See Figure 11.18).			
Error detection	Overrun error Overrun error occurs when the j th stop bit of the next data (data length: j bits (j = 1 to 8)) is received before reading the G2RB register. If an overrun error occurs, a read from the G2RB register returns an undefined value.			
Selectable function	 LSB first or MSB first (Selectable only in 8-bits mode) Data is transmitted and received from either bit 0 or bit 7. Select LSB first except 8-bits mode. ISTXD2 and ISRXD2 I/O polarity invert ISTXD2 pin output level and ISRXD2 pin input level are inverted 			

NOTE:

1. The serial clock must be fBT2 divided by six or lower frequency when the internal clock is selected, and the serial clock must be fBT2 divided by 20 or lower frequency when the external clock is selected. Additionally, meet the conditions shown on Tables 27.26 and 27.49 Intelligent I/O communication function (Group 2) in the chapter 27. Electrical Characteristics.

Table 22.26 Register Settings in Variable Data Length Clock Synchronous Mode (Group 2)

Register	Bit	Function			
G2BCR0	BCK1 and BCK0	Set to 11b			
	DIV4 to DIV0	Select count source divide ratio			
	IT	Set to 0			
G2BCR1	_	Set to 0001 0010b			
G2POCR0	_	Set to 0000 0111b			
G2POCR1	_	Set to 0000 0111b			
G2POCR2	_	Set to 0000 0010b			
G2PO0	_	Set the value to compare for waveform generation			
		fBT2			
		Serial clock frequency: 2 × (setting value + 2)			
G2PO2	_	Set the value less than the setting value of the G2PO0 register			
G2FE	IFE2 to IFE0	Set to 111b			
G2MR	GMD1 and GMD0	Set to 01b			
	CKDIR	Select either internal or external clock			
	UFORM	Select either LSB first or MSB first			
	IRS	Select the transmit interrupt source			
G2CR	TE	Set to 1 when a transmit/receive operation is enabled			
	TXEPT	Transmit shift register empty flag			
	TI	G2TB register empty flag			
	RE	Set to 1 when a receive operation is enabled			
	RI	Receive complete flag			
	OPOL	ISTXD2 output polarity invert (Set to 0 in normal use)			
	IPOL	ISRXD2 input polarity invert (Set to 0 in normal use)			
G2TB	_	Write data length and transmit data			
G2RB	_	Received data and an error flag are stored			

			Bit Setting					
Port	Function	G2POCR0 G2POCR1 Registers ⁽⁴⁾	IPS Register	PD6, PD7, PD9, PD13 Registers ⁽²⁾	PSD1 Register	PSC Register	PSL0, PSL1, PSL3, PSL7 Registers	PS0, PS1 PS3, PS7 Registers ⁽²⁾⁽³⁾
P6_4	ISCLK2 Input	_	IPS6 = 0	PD6_4 = 0	_	_	_	PS0_4 = 0
	ISCLK2 Output	G2POCR1	-	_	-	_	PSL0_4 = 1	PS0_4 = 1
P7_0 ⁽¹⁾	ISTXD2 Output	G2POCR0	-	_	PSD1_0 = 0	PSC_0 = 1	PSL1_0 = 0	PS1_0 = 1
P7_1 ⁽¹⁾	ISRXD2 Input	_	IPS5 and IPS4 = 00b	PD7_1 = 0	_	_	_	PS1_1 = 0
P9_1	ISRXD2 Input	_	IPS5 and IPS4 = 01b	PD9_1 = 0	_	_	_	PS3_1 = 0
P9_2	ISTXD2 Output	G2POCR0	_	_	_	_	PSL3_2 = 1	PS3_2 = 1
P13_4	ISTXD2 Output	G2POCR0	_	_	_	_	PSL7_4 = 0	PS7_4 = 1
P13_5	ISRXD2 Input	_	IPS5 and IPS4 =10b	PD13_5 = 0	_	_	_	PS7_5 = 0
P13_6	ISCLK2 Input	_	IPS6 = 1	PD13_6 = 0	_	_	_	PS7_6 = 0
	ISCLK2 Output	G2POCR1	_	_	_	_	PSL7_6 = 0	PS7_6 = 0

Table 22.27 Pin Settings in Variable Data Length Clock Synchronous Mode (Group 2)

- 1. The P7 0 and P7 1 are the N-channel open drain output ports.
- 2. Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 3. Set registers PS0, PS1, PS3, and PS7 after setting the other registers.
- 4. Set bits MOD2 to MOD0 in the corresponding register to 111b (use communication function output).




Figure 22.61 Transmit/Receive Operation in Variable Clock Synchronous Mode (Group 2)

23. CAN Module

NOTE

Only CAN0 can be used in the M32C/87A. CAN Module is not available in the M32C/87B.

CAN (Controller Area Network) module included in the M32C/87 Group is a Full CAN module, supporting CAN Specification 2.0 Part B. Two channels, CAN0 and CAN1, can be used. Table 23.1 lists CAN module specifications of the CAN0 and CAN1 channels.

Table 23.1 CAN Module Specifications for CAN0 and CAN1

Item	Specification			
Protocol	CAN Specification 2.0 Part B			
Message slots	16 slots			
Acceptance filter	Global mask: 1 (for the CANi message slots 0 to 13 (i = 0,1)) Local mask: 2 (for CANi message slots 14 and 15 respectively)			
Baud rate ⁽¹⁾	Baud rate = $\frac{1}{\text{Tq x number of Tq per bit}}\text{Max 1 Mbps}$ $\text{Tq (time quantum)} = \frac{\text{BRP + 1}}{\text{CAN clock}}$ Number of Tq per bit = SS + PTS + PBS1 + PBS2 BRP: Setting value of registers C0BRP and C1BRP; 1 to 255 SS: Synchronization Segment; 1Tq PTS: Propagation Time Segment; 1 to 8Tq PBS1: Phase Buffer Segment 1; 2 to 8Tq			
	PBS2: Phase Buffer Segment 2; 2 to 8Tq			
Remote frame automatic answering function	Message slot which receives a remote frame transmits a data frame automatically			
Time stamp function	The time stamp function is used with a 16-bit counter. Count source can be selected from the CAN bus bit clock divided by 1, 2, 3, or 4			
	CAN bus bit clock= 1 CAN bit time CAN bit time = Tq x number of Tq per bit			
BasicCAN mode	The BasicCAN function can be used with the CANi message slots 14 and 15			
Transmit abort function	A transmit request is aborted			
Loopback function	Frame transmitted by the CAN module is received by the same CAN module			
Forcible error active transition function	The CAN module is forcibly placed in an error active state by an error counter reset			
Single-shot transmit function	The CAN module does not retransmit data even if arbitration lost or transmit encauses a transmit failure			
Self-test function	The CAN module communicates internally to check on a CAN module state			
NOTE	-			

NOTE:

1. Use an oscillator with maximum 1.58% oscillator tolerance.



Figure 23.1 shows a block diagram of the CAN module for CAN0 and CAN1. Figure 23.2 shows CANi message slot buffer (i=0,1) and CANi message slot (message slot) j (j=0 to 15). Table 23.2 lists pin settings of the CAN module. The CPU cannot access the message slot directly. Allocate necessary message slot j to the CANi message slot buffer 0 or 1 and access the message slot j via the allocated address. The CiSBS register selects the message slot j to be allocated. The message slot buffer and message slot consist of 16 bytes shown in Figure 23.2.




Figure 23.1 CAN Module Block Diagram for CAN0 and CAN1




Figure 23.2 Message Slots and Message Slot Buffers for CAN0 and CAN1

Pin Settings⁽¹⁾ **Table 23.2**


	Function	Bit and Setting						
Port		PD7 to PD9 Registers ⁽²⁾	PSC, PSC2, PSC3 Registers	PSL1 to PSL3 Registers	PS1 to PS3 Registers ⁽²⁾	IPS, IPSA Registers		
P7_6	CAN0OUT	_	PSC_6 = 1	PSL1_6 = 0	PS1_6 = 1	_		
P7_7	CAN0IN	PD7_7 = 0	_	_	PS1_7 = 0	IPS3 = 0		
P8_2	CAN0OUT	_	PSC2_2 = 0	PSL2_2 = 1	PS2_2 = 1	_		
	CAN1OUT	_	PSC2_2 = 1	PSL2_2 = 1	PS2_2 = 1	_		
P8_3	CAN0IN	PD8_3 = 0	_	_	_	IPS3 = 1		
	CAN1IN	PD8_3 = 0	_	_	_	IPSA_3 = 1		
P9_5	CAN1IN / CAN1WU	PD9_5 = 0	-	PSL3_5 = 0	PS3_5 = 0	IPSA_3 = 0		
P9_6	CAN1OUT	_	PSC3_6 = 1	_	PS3_6 = 1	_		

- Set the registers from the left column sequentially.
 Set the PD9 or PS3 register immediately after setting the PRC2 bit in the PRCR register to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.

23.1 **CAN-Associated Registers**

Figures 23.3 to 23.19, 23.21 to 23.27, and 23.30 to 23.36 show the CAN-associated registers. Refer to 23.2 CAN Clock and CPU Clock for details.

23.1.1 CANi Control Register 0 (CiCTLR0 Register) (i = 0, 1)



^{1.} The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module

Figure 23.3 C0CTLR0 and C1CTLR0 Registers

^{2.} Set both the RESET1 and RESET0 bits to the same value simultaneously.

23.1.1.1 RESET1 and RESET0 Bits

When both the RESET1 and RESET0 bits are set to 1 (CAN module is reset), the CAN module is immediately reset regardless of ongoing CAN communication.

After both the RESET1 and RESET0 bits are set to 1 and the CAN module reset is completed, the CiTSR register ($i=0,\ 1$) becomes 0000h. Also, registers CiTEC and CiREC become 00h and both the STATE_ERRPAS and STATE_BUSOFF bits in the CiSTR register become 0.

When both the RESET1 and RESET0 bits are changed from 1 to 0, the CiTSR register starts counting and the CAN module is permitted to communicate after 11 consecutive recessive bits have been detected.

NOTES:

- 1. Set the same value to both the RESET1 and RESET0 bits simultaneously.
- 2. Ensure that the STATE_RESET bit in the CiSTR register becomes 1 (CAN module is in reset) after both the RESET1 and RESET0 bits are set to 1.
- 3. The CANiOUT pin outputs a high-level ("H") signal as soon as both the RESET1 and RESET0 bits are set to 1. CAN bus error may occur by setting both the RESET1 and RESET0 bits to 1 while the CAN frame is being transmitted.
- 4. To select pins CANiIN and CANiOUT for CAN communication, set registers PS1, PS2, PS3, PSL1, PSL2, PSL3, PSC, PSC2, PSC3, IPS, IPSA, PD7, PD8, and PD9 while the STATE_RESET bit is 1 (CAN module is in reset).

23.1.1.2 LOOPBACK Bit

When the LOOPBACK bit is set to 1 (loopback function enabled) and the receive message slot has the identifier (ID) and frame format matched with a transmitted frame, the transmitted frame is stored to the receive message slot.

NOTES:

- 1. No ACK for the transmitted frame is returned.
- 2. Change the LOOPBACK bit setting while the STATE_RESET bit is 1 (CAN module is in reset).

23.1.1.3 BASICCAN Bit

When the BASICCAN bit is set to 1, the message slots 14 and 15 enter BasicCAN mode.

In BasicCAN mode, the message slots 14 and 15 are configured as double buffered.

Acceptance filtering permits the receive frames having the matching IDs to be stored into the message slots 14 and 15 alternately. Both data frame and remote frame can be received.

Use the following procedure to enter BasicCAN mode.

- (1) Set the BASICCAN bit to 1.
- (2) Set the same ID to the message slots 14 and 15.
- (3) Set the same values in registers CiLMAR0 to CiLMAR4 and CiLMBR0 to CiLMBR4.
- (4) Set the same value to bits IDE14 and IDE15 in the CiIDR register.
- (5) Set registers CiMCTL14 and CiMCTL15 to receive a data frame.

- 1. Change the BASICCAN bit setting while the STATE_RESET bit is 1 (CAN module is in reset).
- 2. The message slot 14 is the first slot to become active after both the RESET1 and RESET0 bits are set to 0.
- 3. The message slots 0 to 13 are not affected by entering BasicCAN mode.



23.1.1.4 TSPRE1 and TSPRE0 Bits

Bits TSPRE1 and TSPRE0 determine the count source of the time stamp counter.

NOTE:

1. Change bits TSPRE1 and TSPRE0 setting while the STATE_RESET bit is 1 (CAN module is in reset).

23.1.1.5 TSRESET Bit

When the TSRESET bit is set to 1 (count reset), the CiTSR register becomes 0000h. The TSRESET bit is automatically set back to 0 after the CiTSR register becomes 0000h.

23.1.1.6 **ECRESET Bit**

When the ECRESET bit is set to 1, registers CiTEC and CiREC become 00h and the CAN module are forcibly placed in an error active state.

The ECRESET bit is automatically set back to 0 after the CAN module enters an error active state.

- 1. Once entering an error active state, the CAN module is permitted to communicate after 11 consecutive recessive bits have been detected on the CAN bus.
- 2. Set the ECRESET bit to 1 while the CAN module is in a bus-off or bus-idle state. Do not set the ECRESET bit to 1 while the CAN module is transmitting or receiving.

CANi Control Register 1 (i = 0, 1) Symbol Address After Reset(1) 0 C0CTLR1 0241h X000 00XXb C1CTLR1 0251h X000 00XXb Bit Symbol Bit Name Function RW Unimplemented (b1-b0) Write 0. Read as undefined value Reserved bit Set to 0 RW (b2)0: Message slot control register and single-shot BANKSEL CANi bank switch bit RW register selected 1: Mask register selected Reserved bits Set to 0 RW (b5-b4) 0: Output 3 types of interrupt via OR gate INTSFI CANi interrupt mode select bit RW 1: Output 3 types of interrupt individually Unimplemented. (b7) Write 0. Read as undefined value. NOTE: 1.The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module.

CANi Control Register 1 (CiCTLR1 Register) (i = 0, 1) 23.1.2

Figure 23.4 C0CTLR1 and C1CTLR1 Registers

23.1.2.1 **BANKSEL Bit**

The BANKSEL bit in the COCTLR1 register selects the registers allocated to addresses 0220h to 023Fh. The BANKSEL bit in the C1CTLR1 register selects the registers allocated to addresses 02A0h to 02BFh. Registers CiSSCTLR, CiSSSTR, and CiMCTL0 to CiMCTL15 can be accessed by setting the BANKSEL bit to 0. Registers CiGMR0 to CiGMR4, CiLMAR0 to CiLMAR4, and CiLMBR0 to CiLMBR4 can be accessed by setting the BANKSEL bit to 1.

23.1.2.2 INTSEL Bit

The INTSEL bit determines whether three types of interrupts (CANi transmit interrupt, CANi receive interrupt and CANi error interrupt) are output via OR gate or output individually. Refer to **23.4 CAN Interrupts** for details.

NOTE:

1. Change the INTSEL bit setting when the STATE_RESET bit in the CiSTR register is 1 (CAN module is in reset).

23.1.3 CANi Sleep Control Register (CiSLPR Register) (i = 0, 1)




Figure 23.5 COSLPR and C1SLPR Registers

23.1.3.1 SLEEP Bit

When the SLEEP bit is set to 0, the clock is not supplied to the CAN module and the CAN module enters sleep mode.

When the SLEEP bit is set to 1, the clock is supplied to the CAN module and the CAN module exits sleep mode.

NOTE:

1. Enter sleep mode after the STATE_RESET bit in the CiSTR register becomes 1 (CAN module is in reset).

CANi Status Register (CiSTR Register) (i = 0, 1) 23.1.4




Figure 23.6 **COSTR and C1STR Registers**

23.1.4.1 MBOX3 to MBOX0 Bits

When a transmit operation is completed or a received data is stored, bits MBOX3 to MBOX0 indicate the memory slot number which is used for the operation.

23.1.4.2 TRMSUCC Bit

The TRMSUCC bit becomes 1 when a transmit operation is successfully completed.

The TRMSUCC bit becomes 0 when a receive operation is successfully completed.

23.1.4.3 **RECSUCC Bit**

The RECSUCC bit becomes 1 when a receive operation is successfully completed (regardless of whether a receive message has been stored in the message slot). When a message transmitted in loopback mode is received, the TRMSUCC bit becomes 1 and the RECSUCC bit becomes 0.

The RECSUCC bit becomes 0 when a transmit operation is successfully completed.

23.1.4.4 TRMSTATE Bit

The TRMSTATE bit becomes 1 when the CAN module is operating as a transmit node.

The TRMSTATE bit becomes 0 when the CAN module is in a bus-idle state or starts operating as a receive node.

23.1.4.5 **RECSTATE Bit**

The RECSTATE bit becomes 1 when the CAN module is operating as a receive node.

The RECSTATE bit becomes 0 when the CAN module is in a bus-idle state or starts operating as a transmit node.

23.1.4.6 STATE RESET Bit

After both the RESET1 and RESET0 bits are set to 1 (CAN module is reset), the STATE_RESET bit becomes 1 as soon as the CAN module reset is completed.

The STATE_RESET bit becomes 0 when both the RESET1 and RESET0 bits are set to 0 (CAN module is out of reset).

23.1.4.7 STATE LOOPBACK Bit

The STATE_ LOOPBACK bit is 1 while the CAN module is operating in loopback mode.

The STATE_LOOPBACK bit becomes 1 when the LOOPBACK bit in the CiCTLR0 register is set to 1 (loop back function enabled).

The STATE_LOOPBACK bit becomes 0 when the LOOPBACK bit is set to 0 (loop back function disabled).

23.1.4.8 STATE_BASICCAN Bit

The STATE_BASICCAN bit is 1 while the CAN module is operating in BasicCAN mode. Refer to **23.1.1.3 BASICCAN Bit** for information about BasicCAN mode.

The STATE_BASICCAN bit becomes 0 when the BASICCAN bit is set to 0 (BasicCAN mode function disabled).

The STATE_BASICCAN bit becomes 1 when the BASICCAN bit is set to 1 (BasicCAN mode function enabled) and registers CiMCTL14 and CiMCTL15 are set to receive a data frame.



23.1.4.9 STATE BUSERROR Bit

The STATE BUSERROR bit becomes 1 when a CAN communication error is detected.

The STATE_BUSERROR bit becomes 0 when transmit and receive operations are successfully completed (regardless of whether a receive message has been stored in the message slot).

NOTE:

1. When the STATE_BUSERROR bit is 1, the STATE_BUSERROR bit remains unchanged even if both the RESET1 and RESET0 bits are set to 1 (CAN module is reset).

23.1.4.10 STATE_ERRPAS Bit

The STATE_ERRPAS bit becomes 1 when the value of the CiTEC or CiREC register (i = 0, 1) exceeds 127 which results in the CAN module to be placed in an error-passive state.

The STATE_ERRPAS bit becomes 0 when the CAN module exits an error-passive state to enter another error state.

The STATE_ERRPAS bit becomes 0 when both the RESET1 and RESET0 bits are set to 1 (CAN module is reset).

23.1.4.11 STATE_BUSOFF Bit

The STATE_BUSOFF bit becomes 1 when the value of the CiTEC register exceeds 255 which results in the CAN module to be placed in a bus-off state.

The STATE_BUSOFF bit becomes 0 when the CAN module exits a bus-off state to enter an error-active state. The STATE_BUSOFF bit becomes 0 when both the RESET1 and RESET0 bits are set to 1 (CAN module is reset).

23.1.5 CANi Extended ID Register (CiIDR Register) (i = 0, 1)




Figure 23.7 COIDR and C1IDR Registers

Bits in the CiIDR register determine a frame format used in the message slot corresponding to the individual bit. The standard format is selected when the bit is set to 0.

The extended format is selected when the bit is set to 1.

CANi Configuration Register (CiCONR Register) (i = 0, 1) 23.1.6




Figure 23.8 **COCONR and C1CONR Registers**

23.1.6.1 SAM Bit

The SAM bit determines the number of sampling points to be taken per bit.

When the SAM bit is set to 0, only one sample is taken per bit at the end of the Phase Buffer Segment 1 (PBS1) to determine the value of the bit.

When the SAM bit is set to 1, three samples per bit are taken; one time quantum and two time quanta before the end of PBS1, and at the end of PBS1. The value detected twice or more becomes the value of the sampled bit.

23.1.6.2 PTS2 to PTS0 Bits

Bits PTS2 to PTS0 determine the number of Tq for PTS.

23.1.6.3 PBS12 to PBS10 Bits

Bits PBS12 to PBS10 determine the number of Tq for PBS1. Set bits PBS12 to PBS10 to other than 000b.

23.1.6.4 PBS22 to PBS20 Bits

Bits PBS22 to PBS20 determine the number of Tq for PBS2. Set bits PBS22 to PBS20 to other than 000b.

23.1.6.5 SJW1 and SJW0 Bits

Bits SJW1 and SJW0 determine the number of Tq for SJW.

Table 23.3 Bit Timing when CAN Clock = 30 MHz

Baud Rate	BRP	Tq (ns)	Number of Tq Per Bit	PTS + PBS1	PBS2	Sampling Point
1 Mbps	1	66.7	15	12	2	87%
	1	66.7	15	11	3	80%
	1	66.7	15	10	4	73%
	2	100	10	7	2	80%
	2	100	10	6	3	70%
	2	100	10	5	4	60%
500 Kbps	2	100	20	16	3	85%
	2	100	20	15	4	80%
	2	100	20	14	5	75%
	3	133.3	15	12	2	87%
	3	133.3	15	11	3	80%
	3	133.3	15	10	4	73%
	4	166.7	12	9	2	83%
	4	166.7	12	8	3	75%
	4	166.7	12	7	4	67%
	5	200	10	7	2	80%
	5	200	10	6	3	70%
	5	200	10	5	4	60%

23.1.7 CANi Baud Rate Prescaler (CiBRP Register) (i = 0, 1)




Figure 23.9 C0BRP and C1BRP Registers

The CiBRP register determines a Tq of the CAN bit time.

$$Tq = \frac{BRP + 1}{CAN \ clock}$$
 Tq: Time quantum
$$BRP: Setting \ value \ of the \ CiBRP \ register \ (1 \ to \ 255)$$
 Baud rate =
$$\frac{1}{Tq \times number \ of \ Tq \ per \ bit}$$

Number of Tq per bit = SS + PTS + PBS1 + PBS2

The CAN bit time is comprised of the following four segments.

- (1) SS: Synchronization Segment
 - This segment is used to monitor the falling edge of a bit in order to synchronize the various CAN modules.
- (2) PTS: Propagation Time Segment
 - This segment is used to compensate for the physical delay times within the CAN network. The physical delay times within the network is twice the sum of the signal propagation delay on the CAN bus, the input comparator delay, and the output driver delay.
- (3) PBS1: Phase Buffer Segment 1
 - This segment is used to compensate for the edge phase error caused by the frequency error. If the falling edge of a bit comes in later than expected, PBS1 is lengthened by up to the resynchronization jump width.
- (4) PBS2: Phase Buffer Segment 2
 - This segment has the same functionality to PBS1. If the falling edge of a bit comes in sooner than expected, PBS2 is shortened by up to the resynchronization jump width.
- SJW: Resynchronization Jump Width

This is the amount of lengthening or shortening of the phase buffer segments to compensate for the phase error.

Figure 23.10 shows a bit timing diagram.




Figure 23.10 Bit Timing Diagram

23.1.8 CANi Time Stamp Register (CiTSR Register) (i = 0, 1)




Figure 23.11 COTSR and C1TSR Registers

The CiTSR register is a 16-bit counter. Bits TSPRE1 and TSPRE0 in the CiCTLR0 register determine the CAN bus bit clock divided by 1, 2, 3, or 4 as the count source.

When a transmit or receive operation is completed, the value of the CiTSR register is automatically stored into the message slot.

In loopback mode, the value of the CiTSR register is stored into the data frame receive message slot or remote frame receive message slot when a receive operation is completed, if the corresponding message slot is available to store the message. The value of the CiTSR register is not stored when a transmit operation is completed in loopback mode.

The CiTSR register starts a counter increment when both the RESET1 and RESET0 bits in the CiCTLR0 register are set to 0 (CAN module is out of reset).

The CiTSR register becomes 0000h in the following timings:

- At the next count timing after the CiTSR register becomes FFFFh.
- When both the RESET1 and RESET0 bits are set to 1 (CAN module is reset) by a program.
- When the TSRESET bit in the CiCTLR0 register is set to 1 (CiTSR register reset) by a program.

CAN bus bit clock =
$$\frac{1}{\text{CAN bit time}}$$



23.1.9 CANi Transmit Error Count Register (CiTEC Register) (i = 0, 1)




Figure 23.12 COTEC and C1TEC Registers

In an error active and an error passive state, a transmit error count value is stored into the CiTEC register. The count is decremented when a transmit operation is successfully completed and incremented when a transmit error occurs.

In a bus-off state, the value in the CiTEC register is undefined. The CiTEC register becomes 00h when the CAN module is placed in an error active state again.

23.1.10 CANi Receive Error Count Register (CiREC Register) (i = 0, 1)




Figure 23.13 COREC and C1REC Registers

In an error active and an error passive state, a receive error count value is stored into the CiREC register. The count is decremented when a receive operation is successfully completed and incremented when a receive error occurs.

The CiREC register becomes 127 when a receive operation is successfully completed while the CiREC register equals or exceeds 128 (in an error passive state).

In a bus-off state, the value in the CiREC register is undefined. The CiREC register becomes 00h when the CAN module is placed in an error active state again.

23.1.11 CANi Slot Interrupt Status Register (CiSISTR Register) (i = 0, 1)




Figure 23.14 COSISTR and C1SISTR Registers

When using the CAN interrupt, the CiSISTR register (i = 0, 1) indicates which message slot has requested an interrupt. The SISj bit (j = 0 to 15) is not automatically set to 0 (interrupt not requested) even if the interrupt is acknowledged. Set the SISj bit to 0 by a program.

Use the MOV instruction to set the SISj bits to 0. Write a 0 to the bit which is to set to 0, and write a 1 to the bit which is to remain unchanged.

For example: To set the SIS0 bit in CAN0 to 0 mov.w #07FFFh. COSISTR

Refer to 23.4 CAN Interrupts for details.

23.1.11.1 Message Slot for Transmit Operation

The SISj bit becomes 1 (interrupt requested) when the value of the CiTSR register is stored into the message slot j after a transmit operation is completed.

23.1.11.2 Message Slot for Receive Operation

The SISj bit becomes 1 (interrupt requested) when the receive message is stored in the message slot j after a receive operation is completed.

- 1. If the RSPLOCK bit in registers CiMCTL0 to CiMCTL15 is set to 0 (automatic answering to the remote frame enabled), the SISj bit becomes 1 both when the remote frame receive operation is completed and when the following data frame transmit operation is completed.
- 2. In the remote frame transmit message slot, the SISj bit becomes 1 both when the remote frame transmit operation is completed and when the data frame receive operation is completed.
- 3. If an interrupt generation (the SISj bit becomes 1) and writing a 0 to the SISj bit by a program occur simultaneously, the SISj bit becomes 1.
- 4. Regardless of whether the SIMj bit in the CiSIMKR register is set to 0 (interrupt request masked) or to 1 (interrupt request enabled), the SISj bit becomes 1 at the completion of the transmit operation or at the completion of the receive operation.

23.1.12 CANi Slot Interrupt Mask Register (CiSIMKR Register) (i = 0, 1) CANI Clat Interrupt Mook Degister (i = 0, 1)(1)

15 b8 b7 b0	Symbol C0SIMKR C1SIMKR			After Reset ⁽²⁾ 0000h 0000h	
	Bit Symbol	Bit Name	Function	RW	
	SIM15	Message slot 15 interrupt request mask bit	Controls whether an interrupt request corresponding message slot is enablemasked.		
	SIM14	Message slot 14 interrupt request mask bit	O: Interrupt request masked (disabled) 1: Interrupt request enabled	rw	
	SIM13	Message slot 13 interrupt request mask bit		RW	
	SIM12	Message slot 12 interrupt request mask bit		RW	
	SIM11	Message slot 11 interrupt request mask bit		RW	
	SIM10	Message slot 10 interrupt request mask bit		RW	
	SIM9	Message slot 9 interrupt request mask bit		RW	
	SIM8	Message slot 8 interrupt request mask bit		RW	
	SIM7	Message slot 7 interrupt request mask bit		RW	
	SIM6	Message slot 6 interrupt request mask bit		RW	
	SIM5	Message slot 5 interrupt request mask bit		RW	
	SIM4	Message slot 4 interrupt request mask bit		RW	
	SIM3	Message slot 3 interrupt request mask bit		RW	
	SIM2	Message slot 2 interrupt request mask bit		RW	
	SIM1	Message slot 1 interrupt request mask bit		RW	
SIMO		Message slot 0 interrupt request mask bit		RW	

^{1.} Set the CiSIMKR register while the CiMCTLj (j = 0 to 15) register of the corresponding message slot to the bit to be changed, is

Figure 23.15 COSIMKR and C1SIMKR Registers

The CiSIMKR register determines whether an interrupt request generated by completing a transmit/receive operation in the corresponding message slot is enabled or disabled. When the SIMj bit (j = 0 to 15) is set to 1 (interrupt request enabled), an interrupt request generated by completing a transmit operation or a receive operation in the corresponding message slot is enabled. Refer to 23.4 CAN Interrupts for details.

set to 00h.

2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module.

CANi Error Interrupt Mask Register (i = 0, 1) After Reset(1) Symbol Address C0EIMKR 0214h XXXX X000b C1EIMKR 0294h XXXX X000b Bit Symbol Bit Name Function RW Bus-off interrupt 0: Interrupt request masked (disabled) BOIM RW mask bit 1: Interrupt request enabled Error-passive interrupt 0: Interrupt request masked (disabled) RW **EPIM** mask bit 1: Interrupt request enabled CAN bus-error interrupt 0: Interrupt request masked (disabled) RW BEIM mask bit 1: Interrupt request enabled Unimplemented. (b7-b3) Write 0. Read as undefined value. NOTE: 1. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module.

23.1.13 CANi Error Interrupt Mask Register (CiEIMKR Register) (i = 0, 1)

Figure 23.16 C0EIMKR and C1EIMKR Registers

23.1.13.1 BOIM Bit

The BOIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed in a bus-off state. When the BOIM bit is set to 1, a bus-off interrupt request is enabled.

23.1.13.2 EPIM Bit

The EPIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed in an error passive state. When the EPIM bit is set to 1, an error passive interrupt request is enabled.

23.1.13.3 BEIM Bit

The BEIM bit determines whether an interrupt request is enabled or disabled when a CAN bus error occurs. When the BEIM bit is set to 1, a CAN bus error interrupt request is enabled.

Refer to 23.4 CAN Interrupts for details.

CANi Error Interrupt Status Register (i = 0, 1) Symbol After Reset(1) C0EISTR 0215h XXXX X000b C1EISTR 0295h XXXX X000b Bit Symbol Function RW Bit Name **Bus-off interrupt** 0: Interrupt not requested BOIS RW status bit 1: Interrupt requested(2) Error-passive interrupt 0: Interrupt not requested **FPIS** status bit 1: Interrupt requested(2) CAN bus-error interrupt 0: Interrupt not requested BEIS RW status bit 1: Interrupt requested(2) Unimplemented. (b7-b3) Write 0. Read as undefined value. NOTES: 1. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module. 2. Set each bit to 0 by a program. Writing a 1 has no effect.

23.1.14 CANi Error Interrupt Status Register (CiEISTR Register) (i = 0, 1)

Figure 23.17 C0EISTR and C1EISTR Registers

When using the CAN interrupt, the CiEISTR register determines an error interrupt source.

Bits BOIS, EPIS, and BEIS are not automatically set to 0 (interrupt not requested) even if the interrupt is acknowledged. Set these bits to 0 by a program.

Use the MOV instruction to set each bit in the CiEISTR register to 0. Write a 0 to the bit which is to set to 0, and write a 1 to the bit which is to remain unchanged.

For example: To set the BOIS bit in CAN0 to 0 mov.b #006h, C0EISTR

Refer to 23.4 CAN Interrupts for details.

23.1.14.1 BOIS Bit

The BOIS bit becomes 1 when the CAN module is placed in a bus-off state. NOTE:

1. Regardless of whether the BOIM bit in the CiEIMKR register is set to 0 (interrupt request masked) or 1 (interrupt request enabled), the BOIS bit becomes 1 when the CAN module becomes a bus-off state.

23.1.14.2 EPIS Bit

The EPIS bit becomes 1 when the CAN module is placed in an error passive state.

1. Regardless of whether the EPIM bit in the CiEIMKR register is set to 0 (interrupt request masked) or 1 (interrupt request enabled), the EPIS bit becomes 1 when the CAN module becomes an error-passive state.

23.1.14.3 BEIS Bit

The BEIS bit becomes 1 when a CAN bus error is detected. NOTE:

1. Regardless of whether the BEIM bit in the CiEIMKR register is set to 0 (interrupt request masked) or 1 (interrupt request enabled), the BEIS bit becomes 1 when the CAN bus error is detected.



CANi Error Source Register (i = 0, 1) Symbol Address After Reset(1) C0EFR 0216h C1EFR 0296h 00h Bit Symbol Bit Name Function RW 0: ACK error not detected ACKE ACK error detect bit RW 1: ACK error detected(2) 0: CRC error not detected CRCE CRC error detect bit RW 1: CRC error detected(2) 0: FORM error not detected FORME RW FORM error detect bit 1: FORM error detected(2) 0: Stuff error not detected STFF Stuff error detect bit RW 1: Stuff error detected(2) 0: Bit error not detected while transmitting recessive "H" BITE0 Bit error detect bit 0 RW 1: Bit error detected while transmitting recessive "H"(2) 0: Bit error not detected while transmitting BITE1 Bit error detect bit 1 RW 1: Bit error detected while transmitting dominant 0: Error not detected while receiving **RCVE** Receive error detect bit RW 1: Error detected while receiving(2) 0: Error not detected while receiving Transmit error detect bit RW 1: Error detected while receiving(2) NOTES: 1. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module 2. Set each bit to 0 by a program. Writing a 1 has no effect.

23.1.15 CANi Error Source Register (CiEFR Register) (i = 0, 1)

Figure 23.18 C0EFR and C1EFR Registers

The CiEFR register determines an error source when a CAN bus error occurs. Set each bit in the CiEFR register to 0 after reading the CiEFR register by a program.

Use the MOV instruction to set each bit in the CiEFR register to 0. Write a 0 to the bit which is to set to 0, and write a 1 to the bit which is to remain unchanged.

For example: To set the ACKE bit in CAN0 to 0 mov.b #0FEh, C0EFR

23.1.15.1 ACKE Bit

The ACKE bit becomes 1 when an ACK error is detected.

23.1.15.2 CRCE Bit

The CRC bit becomes 1 when a CRC error is detected.

23.1.15.3 FORME Bit

The FORME bit becomes 1 when a FORM error is detected.

23.1.15.4 STFE Bit

The STFE bit becomes 1 when a stuff error is detected.

23.1.15.5 BITE0 Bit

The BITE0 bit becomes 1 when a bit error is detected while transmitting recessive "H".

23.1.15.6 BITE1 Bit

The BITE1 bit becomes 1 when a bit error is detected while transmitting dominant "L".

23.1.15.7 RCVE Bit

The RCVE bit becomes 1 when a CAN bus error is detected while receiving.

23.1.15.8 TRE Bit

The TRE bit becomes 1 when a CAN bus error is detected while transmitting.

CANi Mode Register (i = $0, 1)^{(1)}$ Symbol Address After Reset(2) **COMDR** 0219h XXXX XX00b C1MDR 0299h XXXX XX00b Bit Symbol **Bit Name** Function RW RW 0 0: Normal operating mode CAN operating mode CMOD 0 1: Bus monitoring mode select bit 1 0: Self-test mode RW 1 1: Do not set to this value Unimplemented. (b7-b2) Write 0. Read as undefined value. NOTES: 1. Set the CiMDR register while the STATE_RESET bit in the CiSTR register is 1 (CAN module is in reset). 2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module.

23.1.16 CANi Mode Register (CiMDR Register) (i = 0, 1)

Figure 23.19 COMDR and C1MDR Registers

23.1.16.1 CMOD Bit

The CMOD bit selects a CAN operating mode.

- Normal operating mode: Normal transmit and receive operations are enabled.
- Bus monitoring mode⁽¹⁾: Only receive operation is enabled. Output signal from the CANiOUT pin is fixed to high level ("H") in bus monitoring mode. The CAN module transmits neither ACK nor error frame.
- Self-test mode: The CAN module connects the CANiOUT pin to the CANiIN pin internally. The CAN module can communicate without additional device when using self-test mode and loop back mode. Output signal from the CANiOUT pin is fixed to "H" in self-test mode while transmitting. Figure 23.20 shows an image diagram in self-test mode.

NOTE:

1. Do not generate a transmit request in bus monitoring mode.

The CAN module in bus monitoring mode considers dominant "L" is received regardless of whether the actual ACK bit is dominant "L" or recessive "H". Therefore, when a transmit operation is completed until EOF, the CAN module determines a receive operation is successfully completed even if the ACK bit is recessive "H".





Figure 23.20 Self-Test Mode

23.1.17 CANi Single-Shot Control Register (CiSSCTLR Register) (i = 0, 1)




- 1. Set the CiSSCTLR register while the CiMCTLj register (j = 0 to 15) of the corresponding message slot to the bit to be changed, is set to 00h.
- 2. The CiSSCTLR register can be accessed when the BANKSEL bit in the CiCTLR1 register is set to 0 (message slot control register and single-shot register selected).
- 3. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 0.

Figure 23.21 COSSCTLR and C1SSCTLR Registers

According to the CAN Specification 2.0 Part B, if a transmit operation is aborted due to the arbitration lost or transmit error, the CAN module continues retransmitting until the transmit operation is successfully completed. When a transmit operation is failed, the frame can be retransmitted if the SSCj bit (j = 0 to 15) in the CiSSCTLR register is set to 0, and the frame cannot be retransmitted if the SSCj bit is set to 1.

23.1.18 CANi Single-Shot Status Register (CiSSSTR Register) (i = 0, 1)



- 1. The CiSSSTR register can be accessed when the BANKSEL bit in the CiCTLR1 is set to 0 (message slot control register and single-shot register selected).
- 2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 0.
- 3. Set each bit to 0 by a program. Writing a 1 has no effect.


Figure 23.22 COSSSTR and C1SSSTR Registers

If a transmit operation is aborted due to the arbitration lost or transmit error, the bit corresponding to the message slot j (j = 0 to 15) becomes 1. Set each bit in the CiSSSTR register to 0 after reading the CiSSSTR register by a program.

Use the MOV instruction to set the SSSj bit to 0. Write a 0 to the bit which is to set to 0, and write a 1 to the bit which is to remain unchanged.


For example: To set the SSS0 bit in CAN0 to 0 mov.w #07FFFh, COSSSTR

23.1.19 CANi Global Mask Register, CANi Local Mask Register A, and CANi Local Mask Register B (CiGMRk, CiLMARk, and CiLMBRk Registers) (i = 0,1, k = 0 to 4)




- 1. Registers CiGMR0, CiLMAR0, and CiLMBR0 can be accessed when the BANKSEL bit in the CiCTLR1 register is set to 1 (mask register selected).
- 2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 1.
- 3. The C0LMAR0 register shares the same address with the C0MCTL0 register, and the C1MAR0 register with the C1MCTL0 register.
- 4. The C0LMBR0 register shares the same address with the C0MCTL8 register, and the C1LMBR0 register with the C1MCTL8 register.

Figure 23.23 COGMRO, C1GMRO, C0LMARO, C1LMARO, C0LMBRO, and C1LMBRO Registers




- 1. Registers CiGMR1, CiLMAR1, and CiLMBR1 can be accessed when the BANKSEL bit in the CiCTLR1 register is set to 1 (mask register selected).
- 2. Value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 1.
- 3. The C0LMAR1 register shares the same address with the C0MCTL1 register, and the C1LMAR1 register with the C1MCTL1 register.
- 4. The C0LMBR1 register shares the same address with the C0MCTL9 register, and the C1LMBR1 register with the C1MCTL9 register.

Figure 23.24 C0GMR1, C1GMR1, C0LMAR1, C1LMAR1, C0LMBR1, and C1LMBR1 Registers




- 1. Registers CiGMR2, CiLMAR2, and CiLMBR2 can be accessed when the BANKSEL bit in the CiCTLR1 register is set to 1 (mask register selected).
- 2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 1.
- 3. The C0LMAR2 register shares the same address with the C0MCTL2 register, and the C1LMAR2 register with the C1MCTL2 register.
- 4. The C0LMBR2 register shares the same address with the C0MCTL10 register, and the C1LMBR2 register with the C1MCTL10 register.

Figure 23.25 C0GMR2, C1GMR2, C0LMAR2, C1LMAR2, C0LMBR2, and C1LMBR2 Registers



- 1. Registers CiGMR3, CiLMAR3, and CiLMBR3 can be accessed when the BANKSEL bit in the CiCTLR1 register is set to 1 (mask
- 2. Value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 1.
- 3. The C0LMAR3 register shares the same address with the C0MCTL3 register, and the C1LMAR3 register with the C1MCTL3 register.
- 4. The C0LMBR3 register shares the same address with the C0MCTL11 register, and the C1LMBR3 register with the C1MCTL11

Figure 23.26 C0GMR3, C1GMR3, C0LMAR3, C1LMAR3, C0LMBR3, and C1LMBR3 Registers



- 1. Registers CiGMR4, CiLMAR4, and CiLMBR4 can be accessed when the BANKSEL bit in the CiCTLR1 register is set to 1 (mask register selected).
- 2. Value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 1.
- 3. The C0LMAR4 register shares the same address with the C0MCTL4 register, and the C1LMAR4 register with the C1MCTL4 register.
- 4. The C0LMBR4 register shares the same address with the C0MCTL12 register, and the C1LMBR4 register with the C1MCTL12

Figure 23.27 COGMR4, C1GMR4, C0LMAR4, C1LMAR4, C0LMBR4, and C1LMBR4 Registers

Registers CiGMRk, CiLMARk, and CiLMBRk (i = 0, 1, k = 0 to 4) are used for acceptance filtering. By using these registers, users are able to select which messages to receive.

The CiGMRk register determines whether IDs in the message slots 0 to 13 are checked or not. The CiLMARk register determines whether ID in the message slot 14 is checked or not. The CiLMBRk register determines whether ID in the message slot 15 is checked or not.

- When the bit in the CiGMRk, CiLMARk, or CiLMBRk register is set to 0, the corresponding bit (ID bit) in the CANi message slot j's (j = 0 to 15) standard ID0, standard ID1, or extended ID0 to extended ID2 is masked in acceptance filtering. (The corresponding bit is assumed to have a matching ID.)
- When the bit in the CiGMRk, CiLMARk, CiLMBRk register is set to 1, the corresponding ID bit is compared with a received ID in acceptance filtering. When the received ID matches the ID set in the message slot j, the receive data is stored into the message slot having the matched ID.

- 1. Change the CiGMRk register while none of the message slots 0 to 13 has a receive request.
- 2. Change the CiLMARk register while the message slot 14 has no receive request.
- 3. Change the CiLMBRk register while the message slot 15 has no receive request.
- 4. When there are two or more receive message slots which have the matched ID with the received message, the received message is stored into the smallest-numbered message slot.

Figure 23.28 shows individual mask registers and corresponding message slots. Figure 23.29 shows the acceptance filtering.




Figure 23.28 Individual Mask Registers and Message Slots





Figure 23.29 Acceptance Filtering

23.1.20 CANi Message Slot j Control Register (CiMCTLj Register) (i = 0, 1, j = 0 to 15)



- 1. The CiMCTLj register can be accessed when the BANKSEL bit in the CiCTLR1 register is set to 0 (message slot control register and single-shot register selected).
- 2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset, supplying the clock to the CAN module, and setting the BANKSEL bit to 0.
- 3. Registers C0MCTL0 to C0MCTL4 share addresses with registers C0LMAR0 to C0LMAR4, and registers C0MCTL8 to C0MCTL12 with registers C0LMBR0 to C0LMBR4 respectively.
- 4. Registers C1MCTL0 to C1MCTL4 share addresses with registers C1LMAR0 to C1LMAR4, and registers C1MCTL8 to C1MCTL12 with registers C1LMBR0 to C1LMBR4 respectively.
- 5. Set the bit to 0 by a program. Writing a 1 has no effect.
- 6. BasicCAN mode can be used with the message slot 14 and 15.
- 7. Do not set both the RECREQ and TRMREQ bits to 1 simultaneously.

Figure 23.30 C0MCTL0 to C0MCTL15 and C1MCTL0 to C1MCTL15 Registers

Bit Setting in the CiMCTLi Register Transmit/Receive Operation Mode TRMREQ RECREQ REMOTE RSPLOCK MSGLOST **SENTDATA NEWDATA** 0 0 0 0 0 No transmit nor receive operation 0 1 0 0 0 0 Data frame receive operation 1 0 1 1 0 0 Remote frame receive operation Remote frame receive operation (Data 0 1 1 0 0 0 frame is transmitted after remote frame is received.) 1 0 0 0 0 0 Data frame transmit operation Remote frame transmit operation (Data 1 n n 0 n frame is received after remote frame is 1 transmitted.)

Table 23.4 CiMCTLj Register (i = 0, 1, j = 0 to 15) Settings for Transmit/Receive Operation

23.1.20.1 SENTDATA/NEWDATA Bit

The SENTDATA/NEWDATA bit indicates CAN message transmit/receive operation is completed. Set the SENTDATA/NEWDATA bit to 0 (transmit/receive operation not completed) by a program prior to transmitting or receiving. The SENTDATA/NEWDATA bit is not set to 0 automatically. While the TRMACTIVE/INVALDATA bit is 1 (transmitting or storing receive data), the SENTDATA/NEWDATA bit cannot be set to 0.

SENTDATA: The SENTDATA bit becomes 1 (transmit operation completed) when a transmit operation is completed in the transmit message slot.

NEWDATA: The NEWDATA bit becomes 1 (receive operation completed) after the message to be stored into the message slot j (j = 0 to 15) is successfully received.

NOTES:

- 1. To read a receive data from the message slot j, set the NEWDATA bit to 0 before reading. If the NEWDATA bit becomes 1 while reading the message slot, this indicates that new receive data has been stored into the message slot while reading and the returned data contains an undefined value. In this case, discard the data with an undefined value and then read the message slot again after setting the NEWDATA bit to 0.
- 2. When the remote frame is transmitted or received, the SENTDATA/NEWDATA bit remains unchanged even after remote frame transmit or receive operation is completed. The SENTDATA/NEWDATA bit becomes 1 when the following data frame transmit or receive operation is completed.

23.1.20.2 TRMACTIVE/INVALDATA Bit

The TRMACTIVE/INVALDATA bit indicates that the CAN protocol controller is accessing the message slot j. The TRMACTIVE/INVALDATA bit becomes 1 when the controller is accessing, and becomes 0 when not accessing.

TRMACTIVE: The TRMACTIVE bit becomes 1 (transmitting) when a transmit operation is started. The TRMACTIVE bit becomes 0 (not transmitting) when the CAN module loses arbitration, a CAN bus error occurs, or when a transmit operation is completed.

INVALDATA: The INVALDATA bit becomes 1 (storing receive data) while the received message is being stored into the message slot j after the receive operation is completed. The INVALDATA bit becomes 0 (not storing receive data) when the receive data has been stored. While the INVALDTA bit is 1, a value read from the message slot j is undefined.

23.1.20.3 MSGLOST Bit

The MSGLOST bit is enabled when the data frame receive operation or remote frame transmit operation (data frame is received after the remote frame is transmitted) shown in Table 23.4 is selected. The MSGLOST bit becomes 1 (overwrite occurred) when the message slot j (j = 0 to 15) is overwritten by a new receive data while the NEWDATA bit is 1 (receive operation completed).

Set the MSGLOST bit to 0 (overwrite not occurred) after reading it by a program.

23.1.20.4 REMACTIVE Bit

The REMACTIVE bit becomes 1 (remote frame) when the message slot j is set for the remote frame transmit or receive operation, while the STATE_BASICCAN bit in the CiSTR register is 0 (not in BasicCAN mode). Then, the REMACTIVE bit becomes 0 (data frame) after the remote frame transmit or receive operation is completed.

In BasicCAN mode, the REMACTIVE bit in the CiMCTL14 or CiMCTL15 register becomes 0 when the data frame is received, and becomes 1 when the remote frame is received.

23.1.20.5 RSPLOCK Bit

The RSPLOCK bit is enabled when the remote frame receive operation shown in Table 23.4 is selected. The RSPLOCK bit determines the operation after the remote frame is received.

When the RSPLOCK bit is set to 0 (automatic answering to remote frame enabled), a slot automatically switches to a transmit slot after the remote frame is received and the message set in the message slot is automatically transmitted as the data frame.

When the RSPLOCK bit is set to 1 (automatic answering to remote frame disabled), the message is not automatically transmitted after the remote frame is received.

Set the RSPLOCK bit to 0 when any transmit/receive mode other than remote frame receive mode is selected.

23.1.20.6 REMOTE Bit

The REMOTE bit determines transmit/receive mode shown in Table 23.4. Set the REMOTE bit to 0 to transmit or receive the data frame. Set it to 1 to transmit or receive the remote frame.

The following occurs when the remote frame is transmitted or received.

• Transmitting the remote frame

A message set in the message slot j is transmitted as the remote frame. After a transmit operation is completed, the slot automatically switches to a data frame receive message slot.

If the data frame is received before a remote frame transmit operation is completed, the data frame is stored into the message slot j and the remote frame is not transmitted.

• Receiving the remote frame

The message slot receives the remote frame. The RSPLOCK bit determines the operation after the remote frame is received.



23.1.20.7 RECREQ Bit

The RECREQ bit determines transmit/receive mode shown in Table 23.4. When the RECREQ bit is set to 1 (receive operation requested), the message slot is set to receive the data frame or remote frame. If the REMOTE bit is set to 1 (remote frame transmitted/received) and the RSPLOCK bit is set to 0 (automatic answering to the remote frame enabled), the data frame is transmitted automatically after the remote frame is received, regardless of the RECREQ bit setting to 0.

Set the RECREQ bit to 0 (receive operation not requested) to transmit the data frame or remote frame. Do not set both the TRMREQ and RECREQ bits in the same message slot to 1.

23.1.20.8 TRMREQ Bit

The TRMREQ bit determines transmit/receive mode shown in Table 23.4. When the TRMREQ bit is set to 1 (transmit operation requested), the data frame or remote frame is transmitted. If the REMOTE bit is set to 0 (remote frame transmitted/received), the message slot automatically switches to a receive slot for the data frame after the remote frame is transmitted, regardless of the TRMREQ bit setting to 1.

Set the TRMREQ bit to 0 (transmit operation not requested) to receive the data frame or remote frame. Do not set both the TRMREQ and RECREQ bits in the same message slot to 1.

- 1. When a transmit operation request occurs in multiple message slots, the data frame or remote frame in the slot which has the smallest slot number is transmitted first.
- 2. In single-shot mode, if a transmit operation is aborted due to the arbitration lost or transmit error, the value in the CiMCTLj register is cleared to 00h.

CANi Slot Buffer Select Register (i = 0, 1) Symbol Address After Reset(2) C0SBS 0240h C1SBS 0250h 00hBit Symbol **Bit Name** Function RW b3 b2 b1 b0 SBS00 RW 0 0 0 0: Message slot 0 0 0 0 1: Message slot 1 0 0 1 0: Message slot 2 **SBS01** RW 0 0 1 1: Message slot 3 CANi message slot buffer 0 number select bit(1) SBS02 RW 1 1 0 0: Message slot 12 1 1 0 1: Message slot 13 1 1 1 0: Message slot 14 SBS03 RW 1 1 1 1: Message slot 15 SBS10 RW 0 0 0 0: Message slot 0 0 0 0 1: Message slot 1 0 0 1 0: Message slot 2 SBS11 RW 0 0 1 1: Message slot 3 CANi message slot buffer 1 number select bit(1) SBS12 RW 1 1 0 0: Message slot 12 1 1 0 1: Message slot 13 1 1 1 0: Message slot 14 SBS13 RW 1 1 1 1: Message slot 15 NOTES: 1. 16 CANi message slots are provided. Each message slot can be selected as a transmit message slot or receive message slot. 2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock to the CAN module.

23.1.21 CANi Slot Buffer Select Register (CiSBS Register) (i = 0, 1)

Figure 23.31 COSBS and C1SBS Registers

23.1.21.1 SBS03 to SBS00 Bits

The message slot j (j = 0 to 15), selected with bits SBS03 to SBS00, is allocated to the CANi message slot buffer 0. The message slot j can be accessed via the allocated addresses (CAN0: addresses 01E0h to 01EFh; CAN1: 0260h to 026Fh).

23.1.21.2 SBS13 to SBS10 Bits


The message slot j, selected with bits SBS13 to SBS10, is allocated to the CANi message slot buffer 1. The message slot j can be accessed via the allocated addresses (CAN0: addresses 01F0h to 01FFh; CAN1: 0270h to 027Fh).

23.1.22 CANi Message Slot Buffer j (i = 0, 1; j = 0, 1)

CANi Message Slot Buffer j Standard ID0 (i = 0, 1; j = 0, 1)⁽¹⁾ Symbol After Reset Address C0SLOT0_0, C0SLOT1_0 01E0h, 01F0h Undefined C1SLOT0_0, C1SLOT1_0 0260h, 0270h Undefined Bit Symbol Bit Name Function RW Read or write standard ID6 Standard ID6 SID6 RW in the message slot k (k = 0 to 15) Read or write standard ID7 Standard ID7 SID7 RW in the message slot k Read or write standard ID8 SID8 Standard ID8 RW in the message slot k Read or write standard ID9 SID9 Standard ID9 RW in the message slot k Read or write standard ID10 SID10 RW Standard ID10 in the message slot k Unimplemented. (b7-b5) Write 0. Read as undefined value.

NOTE:

CANi Message Slot Buffer j Standard ID1 (i = 0, 1; j = 0, 1)⁽¹⁾



1. Use the CiSBS register to select the message slot k which is accessed through the CiSLOTj_1 register.

C0SLOT0_0, C0SLOT1_0, C1SLOT0_0, and C1SLOT1_0 Registers, **Figure 23.32** C0SLOT0_1, C0SLOT1_1, C1SLOT0_1, and C1SLOT1_1 Registers

^{1.} Use the CiSBS register to select the message slot k which is accessed through the CiSLOTj_0 register.

CANi Message Slot Buffer j Extended ID0 (i = 0, 1; j = 0,1) $^{(1)(2)}$ Address After Reset Symbol C0SLOT0_2, C0SLOT1_2 01E2h, 01F2h Undefined C1SLOT0_2, C1SLOT1_2 0262h, 0272h Undefined Bit Symbol Bit Name Function RW Read or write extended ID14 EID14 Extended ID14 RW in the message slot k (k = 0 to 15) Read or write extended ID15 EID15 Extended ID15 RW in the message slot k Read or write extended ID16 EID16 Extended ID16 RW in the message slot k Read or write extended ID17 FID17 Extended ID17 RW in the message slot k Unimplemented. Write 0. Read as undefined value. (b7-b4)

NOTES:

- 1. If a receive slot is standard ID formatted, bits EID17 to EID14 are undefined when receive data is stored.
- 2. Use the CiSBS register to select the message slot k which is accessed through the CiSLOTj_2 register.

CANi Message Slot Buffer j Extended ID1 (i = 0,1; j = 0, 1) $^{(1)(2)}$





Figure 23.33 C0SLOT0_2, C0SLOT1_2, C1SLOT0_2, and C1SLOT1_2 Registers, C0SLOT0_3, C0SLOT1_3, C1SLOT0_3, and C1SLOT1_3 Registers

2. Use the CiSBS register to select the message slot k which is accessed through the CiSLOTj_3 register.



- 1. If a receive slot is standard ID formatted, bits EID5 to EID0 are undefined when received data is stored.
- 2. Use the CiSBS register to select the message slot k which is accessed through the CiSLOTj_4 register.

CANi Message Slot Buffer j Data Length Code (i = 0, 1; j = 0, 1)⁽¹⁾




Figure 23.34 C0SLOT0_4, C0SLOT1_4, C1SLOT0_4, and C1SLOT1_4 Registers C0SLOT0_5, C0SLOT1_5, C1SLOT0_5, and C1SLOT1_5 Registers

1. Use the CiSBS register to select the message slot k which is accessed through the CiSLOTj_5 register.




Figure 23.35 C0SLOT0_6 to C0SLOT0_13, C0SLOT1_6 to C0SLOT1_13, C1SLOT0_6 to C1SLOT0_13, and C1SLOT1_6 to C1SLOT1_13 Registers, C0SLOT0_14, C0SLOT1_14, C1SLOT0_14, and C1SLOT1_14 Registers C0SLOT0_15, C0SLOT1_15, C1SLOT0_15, and C1SLOT1_15 Registers

The value in the message slot selected by the CiSBS register is returned by reading the message slot buffer. When writing to the message slot buffer, the value can be written in the message slot selected by the CiSBS register.

1. Use the CiSBS register to select the time stamp low-ordered in the message slot k which is accessed through the CiSLOTj_15

Write to the message slot k (k = 0 to 15) while the corresponding CiMCTLk register is set to 00h.

23.1.23 CANi Acceptance Filter Support Register (CiAFS Register) (i = 0, 1)




Figure 23.36 COAFS and C1AFS Registers

The CiAFS register enables prompt performance of a table search to determine the validity of the received ID. This function is for standard-formatted ID only.

23.2 CAN Clock and CPU Clock

23.2.1 CAN Clock

The CAN clock is an operating clock for the CAN module. f1 is selected as the CAN clock when the PM25 bit in the PM2 register is set to 0. fCAN is selected as the CAN clock when the PM25 bit is set to 1. Set the PM25 bit while the SLEEP bit in CiSLPR register (i = 0, 1) is set to 0 (sleep mode).

23.2.2 **CPU Clock**

Follow the procedure below before accessing the CAN-associated registers.

- When the PM25 bit is set to 0 (f1):
- (1) Set the PM24 bit to 0 (CPU clock is selected by the CM07 bit).
- (2) Set the CM21 bit in the CM2 register to 0 (CPU clock is selected by the CM17 bit).
- (3) Set bits MCD4 to MCD0 to 10010b (no division).
- (4) Set the PM13 bit in the PM1 register to 1 (2 wait states).
- When the PM25 bit is set to 1 (fCAN):
- (1) Set the PM24 bit to 1 (CPU clock is selected by the CM07 bit).
- (2) Set the PM13 bit in the PM1 register to 1 (2 wait states).
- (3) Wait for the time to switch clock.(1)

Do not enter wait mode or stop mode when the PM24 bit is set to 1.

NOTE:

- 1. The wait time to switch clock varies depending on the CPU clock frequency before and after the PM24 bit is changed.
- High frequency: Higher frequency compared "before the PM24 bit changes" with "after the PM24 bit changes"
- Low frequency: Lower frequency compared "before the PM24 bit changes" with "after the PM24 bit changes"

Wait time to switch clock
$$\geq \frac{2 \text{ x High frequency}}{\text{Low frequency}} \text{ cycles}$$

Page 448 of 587

23.3 Setting and Timing in CAN-Associated Registers

23.3.1 CAN Module Initialize Timing

Figure 23.37 shows an operation example when the CAN module is initialized.

- (1) The CAN module can be initialized when the STATE_RESET bit in the CiSTR register (i = 0, 1) becomes 1 (CAN module is in reset) after both the RESET1 and RESET0 bits in the CiCTLR0 register are set to 1 (CAN module is reset).
- (2) Set necessary CAN-associated registers.
- (3) CAN communication can be established again when the STATE_RESET bit becomes 0 (CAN module is not in reset) after both the RESET1 and RESET0 bits are set to 0 (CAN module is out of reset).




Figure 23.37 Example of CAN Module Initialize Operation

23.3.2 CAN Transmit Timing

Figure 23.38 shows an operation example when the CAN transmits a data frame or remote frame.

- (1) When the TRMREQ bit in the CiMCTLj register (i = 0, 1; j = 0 to 15) is set to 1 (transmit operation requested) while the CAN bus is in an idle state, the TRMACTIVE bit in the CiMCTLj register becomes 1 (transmitting), the TRMSTATE bit in the CiSTR register becomes 1 (transmitting), and a CAN transmit operation is started.
- (2) After a CAN transmit operation is completed, the SENTDATA bit in the CiMCTLj register becomes 1 (transmit operation completed), the TRMSUCC bit in the CiSTR register becomes 1 (transmit operation completed), and the SISj bit in the CiSISTR register becomes 1 (interrupt requested).




Figure 23.38 Example of CAN Data Frame Transmit Operation

23.3.3 CAN Receive Timing

Figure 23.39 shows an operation example when the CAN receives a data frame or remote frame.

- (1) When the RECREQ bit in the CiMCTLj register (i = 0, 1; j = 0 to 15) is set to 1 (receive operation requested), the CAN module is ready to receive a data frame or remote frame.
- (2) When a CAN receive operation is started, the RECSTATE bit in the CiSTR register becomes 1 (receiving).
- (3) After the CAN receive operation is completed, the RECSUCC bit in the CiSTR register becomes 1 (receive operation completed). And then, the NEWDATA bit in the CiMCTLj register becomes 1 (receive operation completed) and the INVALDATA bit in the CiMCTLj register becomes 1 (storing receive data).
- (4) After data is stored into the message slot, the INVALDATA bit becomes 0 (not storing receive data) and the SISj bit in the CiSISTR register becomes 1 (interrupt requested).




Figure 23.39 Example of CAN Data Frame Receive Operation

23.3.4 CAN Bus Error Timing

Figure 23.40 shows an operation example when a CAN bus error occurs.

(1) When a CAN bus error is detected, the STATE_BUSERROR bit in the CiSTR register becomes 1 (error occurred), the BEIS bit in the CiEISTR register becomes 1 (interrupt requested), and the CAN module transmits an error frame.




Figure 23.40 Operation Example when CAN Bus Error Occurs

23.4 CAN Interrupts

The CAN1 wake-up interrupt and CANij interrupt (i = 0, 1; j = 0 to 2) are provided as the CAN interrupts. The CAN1 wake-up interrupt, CANij interrupt are shared with the intelligent I/O interrupts. Refer to 11. Interrupts for details on the interrupt. Figure 23.41 shows a block diagram of the CAN1 wake-up interrupt and CANij interrupt.




Figure 23.41 CAN1 Wake-UP Interrupt and CANij Interrupt Block Diagram

23.4.1 CAN1 Wake-Up Interrupt

When a signal applied to the $\overline{CAN1WU}$ pin is at the falling edge, the CAN1WUR bit in the IIO5IR register becomes 1 (interrupt requested), regardless of the value of the SLEEP bit in the C1SLPR register.

When P7_7 (CAN0IN) is used as a CAN0 input port, the CAN0 wake-up interrupt becomes available by using event counter mode of TA3IN that shares a pin with CAN0.

When P8_3 (CAN0IN/CAN1IN) is used as a CAN input port, the CAN0 and CAN1 wake-up interrupts become available by using INT1 that shares a pin with CAN0IN/CAN1IN.

23.4.2 CANij Interrupt

The followings are the CANij interrupt request sources. (i = 0, 1; j = 0 to 2)

- CANi message slot k (k = 0 to 15) transmit operation completed
- CANi message slot k receive operation completed
- CANi bus error detected
- CANi error-passive state entered
- CANi bus-off state entered

When the INTSEL bit in the CiCTLR1 register is set to 0, the result of logical sum of interrupt requests from the above five sources becomes the CANij interrupt request.

When the INTSEL bit is set to 1, the interrupt requests from three types of CANij interrupt request sources, which are CANi message slot k transmit operation completed, CANi message slot k receive operation completed, and CANi error (bus error detected, error-passive state entered, and bus-off state entered), are individually output.

23.4.2.1 When the INTSEL Bit is Set to 0 (output CAN interrupt request via OR gate)

When the INTSEL bit is set to 0 (output CAN interrupt request via OR gate), all the CANi0, CANi1, and CANi2 interrupt requests are generated by any of the CANii interrupt source.

Table 23.5 lists interrupt sources and the corresponding interrupt registers (when INTSEL bit is set to 0). Figure 23.42 shows a CANij interrupt block diagram (when INTSEL bit is set to 0).

When a CANij interrupt request is generated, the interrupt status bit (the corresponding bit in the CiSISTR register or CiEISTR register) becomes 1 (interrupt requested). And then, if the interrupt mask bit (the corresponding bit in the CiSIMKR register or CiEIMKR register) is set to 1 (interrupt request enabled), all the corresponding CANijR bits in the IIOnIR register (n = 9, 10, 11 when i = 0; n = 0, 1, 5 when i = 1) become 1 (interrupt requested).

NOTE:

1. The interrupt status bits in registers CiSISTR and CiEISTR are not cleared to 0 automatically when an interrupt request is acknowledged. Set each bit to 0 by a program.

While any of enabled status bits remains 1, the CANijR bit does not become 1 (interrupt requested) when a CANij interrupt request is generated.

Table 23.5 Interrupt Sources and Interrupt Registers (When INTSEL Bit is Set to 0)

	CANij Interrupt		Intelligent I/O interrupt	
CANij interrupt source	Interrupt status bit 0: interrupt not requested 1: interrupt requested	Interrupt mask bit 0: interrupt request disabled 1: interrupt request enabled	Intelligent I/O interrupt request 0: interrupt not requested 1: interrupt requested	
CANi message slot k receive operation completed	SISk bit in the	SIMk bit in the		
CANi message slot k transmit operation completed	CiSISTR register	CiSIMKR register	When i = 0, CAN0jR bit in registers IIO9IR, IIO10IR, and	
CANi bus error detected	BEIS bit in the CiEISTR register	BEIM bit in the CIEIMKR register	When i = 1, CAN1jR bit in registers IIO0IR, IIO1IR, and IIO5IR	
CANi error-passive state entered	EPIS bit in the CiEISTR register	EPIM bit in the CiEIMKR register		
CANi bus-off state entered	BOIS bit in the CiEISTR register	BOIM bit in the CIEIMKR register		




Figure 23.42 CANij Interrupt Block Diagram (When INTSEL Bit is Set to 0)

23.4.2.2 When the INTSEL Bit is Set to 1 (output CAN interrupt request individually)

When the INTSEL bit is set to 1 (output CAN interrupt request individually), the following three types of CANij interrupt sources output an interrupt request individually.

- When CANi message slot k transmit operation is completed, CANi0 interrupt request is generated.
- When CANi message slot k receive operation is completed, CANi1 interrupt request is generated.
- When CANi error (bus error detected, error-passive state entered, and bus-off state entered) occurs, CANi2 interrupt request is generated.

Table 23.6 lists interrupt sources and the corresponding interrupt registers (when INTSEL bit is set to 1). Figure 23.43 shows a CANij interrupt block diagram (when INTSEL bit is set to 1).

When a CANij interrupt request is generated, the interrupt status bit (the corresponding bit in the CiSISTR register or CiEISTR register) becomes 1 (interrupt requested). And then, if the interrupt mask bit (the corresponding bit in the CiSIMKR register or CiEIMKR register) is set to 1 (interrupt request enabled), the corresponding intelligent I/O interrupt request bit becomes 1 (interrupt requested).

- 1. The SISk bits in the CiSISTR register are not cleared to 0 automatically when an interrupt request is acknowledged. Set each bit to 0 by program. If the SISk bit remains 1, the CANi0R or CANi1R bit in the IIOnIR register (n = 9, 10 when i = 0, n = 0, 1 when i = 1) still becomes 1 (interrupt requested) when a CANi transmit/receive interrupt request is generated.
- 2. The bits in the CiEISTR register are not cleared to 0 automatically when an interrupt request is acknowledged. Set each bit to 0 by program. While any of enabled status bits remains 1, the CANi2R bit does not become 1 (interrupt requested) when a CANi error (bus error detected, error-passive state entered, and bus-off state entered) interrupt request is generated.

Table 23.6 Interrupt Sources and Interrupt Registers (When INTSEL Bit is Set to 1)

CANij interrupt source	CANij	Intelligent I/O interrupt		
	Interrupt status bit 0: interrupt not requested 1: interrupt requested	Interrupt mask bit 0: interrupt request disabled 1: interrupt request enabled	Intelligent I/O interrupt request 0: interrupt not requested 1: interrupt requested	
CANi message slot k receive operation completed	SISk bit in the	SIMk bit in the	When i = 0, CAN00R bit in the IIO9IR register When i = 1, CAN10R bit in the IIO0IR register	
CANi message slot k transmit operation completed	CiSISTR register	CiSIMKR register	When i = 0, CAN01R bit in the IIO10IR register When i = 1, CAN11R bit in the IIO1IR register	
CANi bus error detected	BEIS bit in the CiEISTR register	BEIM bit in the CiEIMKR register	When i = 0, CAN02R bit in the IIO11IR register When i = 1, CAN12R bit in the IIO5IR register	
CANi error-passive state entered	EPIS bit in the CiEISTR register	EPIM bit in the CiEIMKR register		
CANi bus-off state entered	BOIS bit in the CiEISTR register	BOIM bit in the CIEIMKR register		




Figure 23.43 CANij Interrupt Block Diagram (When INTSEL Bit is Set to 1)

24. Real-Time Port (RTP)

When RTP output is selected, the values in the RTPiR register (i = 0 to 3) are output from pins RTPi_0 to RTPi_3 every time corresponding timer A or timer B underflows. Output values from pins RTPi_0 to RTPi_3 are undefined until the first timer A or timer B underflow. If the undefined RTP output becomes a problem, set pins as I/O ports in the Function Select Register A until the first timer A or timer B underflow. After the first timer A or timer B underflow, set the pins as RTP outputs in the Function Select Register A to E settings. Set timer A or timer B corresponding to RTP output to timer mode.

Figure 24.1 shows block diagram of RTP function. Figure 24.2 shows RTP-associated registers. Figure 24.3 shows RTP output timing. Table 24.1 lists pin settings.




Figure 24.1 RTP Block Diagram




Figure 24.2 RTP0R to RTP3R Registers




Figure 24.3 RTP Output Timing

Table 24.1 Pin Settings for Real Time Port

	Function	Bit Setting				
Port		PSE1, PSE2 Registers	PSD1, PSD2 Registers	PSC, PSC2 Registers	PSL0, PSL1, PSL2 Registers	PS0, PS1,PS2,PS4 Registers ⁽¹⁾
P6_0	RTP0_0	-	-	-	PSL0_0=1	PS0_0=1
P6_1	RTP0_1	_	_	_	PSL0_1=1	PS0_1=1
P7_0 ⁽²⁾	RTP0_2	PSE1_0=1	PSD1_0=1	PSC_0=1	PSL1_0=0	PS1_0=1
P7_1 ⁽²⁾	RTP0_3	PSE1_1=1	PSD1_1=1	PSC_1=1	PSL1_1=0	PS1_1=1
P7_4	RTP2_0	_	PSD1_4=1	PSC_4=1	PSL1_4=0	PS1_4=1
P7_5	RTP2_1	_	-	PSC_5=1	PSL1_5=1	PS1_5=1
P7_7	RTP2_2	PSE1_7=1	PSD1_7=1	_	PSL1_7=1	PS1_7=1
P8_1	RTP2_3	PSE2_1=1	PSD2_1=1	PSC2_1=1	PSL2_1=1	PS2_1=1
P10_0	RTP1_0	_	_	_	-	PS4_0=1
P10_1	RTP1_1	_	_	_	_	PS4_1=1
P10_2	RTP1_2	_	_	_	_	PS4_2=1
P10_3	RTP1_3	_	_	_	-	PS4_3=1
P10_4	RTP3_0	_	_	_	-	PS4_4=1
P10_5	RTP3_1	_	_	_	-	PS4_5=1
P10_6	RTP3_2	_	_	_	_	PS4_6=1
P10_7	RTP3_3	_	_	_	-	PS4_7=1

- Set registers PS0, PS1, PS2, and PS4 after setting the other registers.
 P7_0 and P7_1 are N-channel open drain output ports.

25. Programmable I/O Ports

123 programmable I/O ports, P0 to P15 (excluding P8_5), are available in the 144-pin package. 87 programmable I/O ports, P0 to P10 (excluding P8 5), are available in the 100-pin package. The Port Pi Direction Registers determine individual port status, input or output. The pull-up control registers determine whether the ports, divided into groups of four, are pulled up or not. P8_5 is an input-only port and cannot be pulled up internally. The P8_5 bit in the P8 register indicates an NMI input level since P8_5 shares its pin with NMI.

Figures 25.1 to 25.4 show programmable I/O port configurations.

Each pin functions as a programmable I/O port, I/O pin for internal peripheral function, or bus control pin.

To use as an I/O pin for peripheral function, refer to the description for individual peripheral functions. Refer to 8. Bus when used as a bus control pin.

Registers associated with the programmable I/O ports are as follows.

Port Pi Direction Register (PDi Register, i = 0 to 15) 25.1

Figure 25.5 shows the PDi register.

The PDi register configures a programmable I/O port as either input or output. Each bit in the PDi register corresponds to one port.

In memory expansion mode and microprocessor mode, the PDi register corresponding to the following bus control pins cannot be written: A0 to A22, A23, D0 to D15, CS0 to CS3, WRL / WR, WRH / BHE, RD, BCLK / ALE / CLKOUT, HLDA / ALE, HOLD, ALE, and RDY. No bit controlling P8_5 is provided in the PDi register.

25.2 Port Pi Register (Pi Register, i = 0 to 15)

Figure 25.6 shows the Pi register.

The MCU inputs/outputs data from/to external devices by reading and writing to the Pi register. The Pi register consists of a port latch to hold output data and a circuit to read the pin level. Each bit in the Pi register corresponds

In memory expansion mode and microprocessor mode, the Pi register corresponding to the following bus control pins cannot be written and the port level cannot be read from the Pi register: A0 to A22, $\overline{A23}$, D0 to D15, $\overline{CS0}$ to CS3, WRL/WR, WRH/BHE, RD, BCLK/ALE/CLKOUT, HLDA/ALE, HOLD, ALE, and RDY.

25.3 Function Select Register A (PSj Register, j = 0 to 9)

Figures 25.7 to 25.11 show the PSi registers.

The PSj register selects either I/O port or peripheral function output if these functions share a single pin (excluding DA0 and DA1).

When multiple peripheral function outputs are assigned to a single pin, set registers PSL0 to PSL3, PSL5 to PSL7, PSL9, PSC, PSC2, PSC3, PSC6, PSD1, PSD2, PSE1, and PSE2 to select which function to use.

Tables 25.3 to 25.13 list peripheral function output control settings for each pin.

Function Select Register B (PSLk Register, k = 0 to 3, 5 to 7, 9) 25.4

Figures 25.12 to 25.15 show the PSLk register.

When multiple peripheral function outputs are assigned to a single pin, the PSLk register selects which peripheral function output to use.

Refer to 25.11 Analog Input and Other Peripheral Function Input for information on bits PSL3_3 to PSL3_6 in the PSL3 register.

Function Select Register C (PSC, PSC2, PSC3, and PSC6 Registers) 25.5

Figures 25.16 and 25.17 show registers PSC, PSC2, PSC3, and PSC6.

When multiple peripheral function outputs are assigned to a single pin, registers PSC, PSC2, PSC3, and PSC6 select which peripheral function output to use.

Refer to 25.11 Analog Input and Other Peripheral Function Input for information on the PSC 7 bit in the PSC register.



25.6 Function Select Register D (PSD1 and PSD2 Registers)

Figure 25.18 shows registers PSD1 and PSD2.

When multiple peripheral function outputs are assigned to a single pin, registers PSD1 and PSD2 select which peripheral function output to use.

25.7 Function Select Register E (PSE1 and PSE2 Registers)

Figure 25.19 shows registers PSE1 and PSE2.

When multiple peripheral function outputs are assigned to a single pin, registers PSE1 and PSE2 select which peripheral function output to use.

25.8 Pull-up Control Register 0 to 4 (PUR0 to PUR4 Registers)

Figures 25.20 to 25.23 show registers PUR0 to PUR4.

Registers PUR0 to PUR4 select whether the ports, divided into groups of four, are pulled up or not. Set the bit in registers PUR0 to PUR4 to 1 (pull-up) and the bit in the PDi register to 0 (input mode) to pull-up the corresponding port.

In memory expansion mode and microprocessor mode, set bits, corresponding to the bus control pins (P0 to P5), in registers PUR0 and PUR1 to 0 (no pull-up). P0, P1, and P4_0 to P4_3 can be pulled up when they are used as input ports in memory expansion mode and microprocessor mode.

25.9 Port Control Register (PCR Register)

Figure 25.24 shows the PCR register.

The PCR register selects either CMOS output or N-channel open drain output as port P1 output format. When the PCR0 bit is set to 1, P channel in the CMOS port is turned off at all times and in result port P1 becomes N-channel open drain output. This is, however, pseudo open drain. Therefore, the absolute maximum rating of the input voltage is from -0.3 V to VCC2 +0.3 V.

To use port P1 as data bus in memory expansion mode and microprocessor mode, set the PCR0 bit to 0 (CMOS output). When port P1 is used as a port in memory expansion mode and microprocessor mode, set the output format using the PCR0 bit.

25.10 Input Function Select Register (IPS, IPSA, and IPSB Registers)

Figures 25.24 to 25.25 show registers IPS, IPSA, and IPSB.

Registers IPS and IPSA determine which pins are used as input pins for intelligent I/O or CAN.

Refer to **25.11 Analog Input and Other Peripheral Function Input** for information on the IPS2 bit in the IPS register and the IPSB register.

25.11 Analog Input and Other Peripheral Function Input

Bits PSL3_6 in the PSL3 register, the PSC_7 bit in the PSC register, the IPS2 bit in the IPS register, and bits IPSB_0 to IPSB_7 in the IPSB register are used to separate peripheral function inputs from analog input/output. If the analog I/O shares the pin with other peripheral function inputs, a through current may flow to the peripheral function inputs when an intermediate voltage is applied to the pin.


To use the analog I/O (DA0, DA1, ANEX0, ANEX1, AN_4 to AN_7 or AN15_0 to AN15_7), set the corresponding bit to 1 (analog I/O), and disconnect the peripheral function inputs to prevent an intermediate voltage from being applied to the peripheral function inputs.

When bits PSL3_3 to PSL3_6 (for P9_3 to P9_6), the IPS2 bit, and bits IPSB_0 to IPSB_7 (for P15_0 to P15_7) are set to 1, the input buffer for the peripheral functions except for the port function is disconnected.

For P10_4 to P10_7 (AN_4 to AN_7/ $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$), when the PSC_7 bit is set to 1, the input buffer for the peripheral functions including the port function is disconnected and ports P10_4 to P10_7 are read as undefined. Also, the IR bit in the KUPIC register remains unchanged as 0 (interrupt not requested) even if $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$ pin input levels are changed.

Set the corresponding bit to 0 (except analog I/O) when analog I/O is not used.





Programmable I/O Ports (1/4) Figure 25.1




Figure 25.2 Programmable I/O Ports (2/4)




Figure 25.3 Programmable I/O Ports (3/4)






Figure 25.4 Programmable I/O Ports (4/4)



- 1. Set the PD9 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.
- 2. In memory expansion mode or microprocessor mode, the PDi register corresponding to the following bus control pins cannot be written: A0 to A22, A23, D0 to D15, CS0 to CS3, WRL/WR, WRH/BHE, RD, BCLK/ALE/CLKOUT, HLDA/ALE, HOLD, ALE, RDY.
- 3. Set registers PD11 to PD15 to FFh in the 100-pin package.
- 4. Nothing is implemented to the PD8_5 bit in the PD8 register, bits PD11_7 to PD11_5 in the PD11 register, and the P14_7 bit in the PD14 register. Write a 0. A read from these bits returns undefined value.

Figure 25.5 PD0 to PD15 Registers



- 1. In memory expansion mode and microprocessor mode, the Pi register corresponding to the following bus control pins cannot be written: A0 to A22, A23, D0 to D15, CS0 to CS3, WRL/WR, WRH/BHE, RD, BCLK/ALE/CLKOUT, HLDA/ALE, HOLD, ALE, RDY.
- 2. Ports P11 to P15 are provided in the 144-pin package only.
- 3. P7_0 and P7_1 are N-channel open drain output ports. The pins are placed into high-impedance states when the corresponding bits to P7_0 and P7_1 are set to 1.
- 4. The P8_5 bit is a read-only bit.
- 5. Nothing is implemented to bits P11_5 to P11_7 in the P11 register and the P14_7 bit in the P14 register. Write a 0. A read from these bits returns undefined value.

Figure 25.6 P0 to P15 Registers




Figure 25.7 PS0 Register, PS1 Register

Function Select Register A2 Symbol Address After Reset |X|0PS2 00X0 0000b 03B4h Bit Symbol RW Bit Name Function Port P8_0 0: I/O port/peripheral function input PS2_0 RW output function select bit 1: Select by the PSL2_0 bit 0: I/O port/peripheral function input PS2_1 RW output function select bit 1: Select by the PSL2_1 bit 0: I/O port/peripheral function input PS2 2 RW output function select bit 1: Select by the PSL2_2 bit Reserved bits Set to 0 RW(b4-b3) Unimplemented. (b5) Write 0. Read as undefined value. Reserved bits Set to 0 RW (b7-b6) Function Select Register A3(1) Symbol Address After Reset PS3 03B5h 00h Bit Name Bit Symbol Function RW Port P9_0 0: I/O port/peripheral function input PS3_0 RW output function select bit 1: Select by the PSL3_0 bit Port P9 1 0: I/O port/peripheral function input PS3_1 RW output function select bit 1: Select by the PSL3_1 bit Port P9_2 0: I/O port/peripheral function input PS3_2 RW output function select bit 1: Select by the PSL3_2 bit Port P9_3 0: I/O port/peripheral function input PS3 3 RW output function select bit 1: RTS3 Port P9_4 0: I/O port/peripheral function input PS3 4 RW output function select bit 0: I/O port/peripheral function input PS3_5 RW output function select bit 1: CLK4 output 0: I/O port/peripheral function input Port P9_6 PS3_6 RW output function select bit 1: Select by the PSC3_6 bit Port P9 7 0: I/O port/peripheral function input PS3_7 RW 1: Select by the PSL3 7 bit output function select bit 1. Set the PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.

Figure 25.8 PS2 Register, PS3 Register




Figure 25.9 PS4 Register, PS5 Register




Figure 25.10 PS6 Register, PS7 Register




Figure 25.11 PS8 Register, PS9 Register




Figure 25.12 PSL0 Register, PSL1 Register




Figure 25.13 PSL2 Register, PSL3 Register




Figure 25.14 PSL5 Register, PSL6 Register




Figure 25.15 PSL7 Register, PSL9 Register




Figure 25.16 PSC Register, PSC2 Register




Figure 25.17 PSC3 Register, PSC6 Register




Figure 25.18 PSD1 Register, PSD2 Register






Figure 25.19 PSE1 Register, PSE2 Register



NOTE:

Pull-Up Control Register 1(1)



bus control pins. When using as I/O ports, it can be selected whether the ports are pulled up or not.

Figure 25.20 PUR0 Register, PUR1 Register

1. In memory expansion mode and microprocessor mode, set each bit in the PUR0 register to 0 since port P0 to P5 are used as

^{1.} In memory expansion mode and microprocessor mode, set each bit in the PUR0 register to 0 since port P0 to P5 are used as bus control pins. When using as I/O ports, it can be selected whether the ports are pulled up or not.




Figure 25.21 **PUR2 Register**




Figure 25.22 PUR3 Register




Figure 25.23 PUR4 Register

Port Control Register Symbol Address After Reset 0 **PCR** 03FFh XXXX X000b Bit Symbol Bit Name Function RW 0: CMOS output PCR0 Port P1 control bit(1) RW 1: N-channel open drain output(2) RW Reserved bits Set to 0 (b2-b1) Unimplemented. (b7-b3) Write 0. Read as undefined value.

NOTES:

- 1. In memory expansion mode and microprocessor mode, set the PCR0 bit to 0 since port P1 is used as data bus . When using port P1 as an I/O port, CMOS or N-channel open drain output can be selected.
- 2. This function is designed to use port P1 as pseudo open drain by always turning off P channel of the CMOS port . Therefore, the absolute maximum rating of the input voltage is from -0.3 V to VCC2 + 0.3 V.

Input Function Select Register




Figure 25.24 PCR Register, IPS Register




Figure 25.25 IPSA Register, IPSB Register

Table 25.1 Unassigned Pin Handling in Single-Chip Mode

Pin Name	Handling
P0 to P15 (excluding P8_5) ⁽¹⁾	Set pins to input mode and connect each pin to VSS via a resistor (pull-down), or set pins to output mode and leave them open
XOUT ⁽²⁾	Leave the pin open
NMI (P8_5)	Connect the pin to VCC1 via a resistor (pull-up)
VREF	Connect the pin to VSS

NOTES:

- 1. P11 to P15 are provided in the 144-pin package only.
- 2. It is when the external clock is input to the XIN pin.

Table 25.2 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Pin Name	Handling
P1, P6 to P15 (excluding P8_5) ⁽¹⁾	Set pins to input mode and connect each pin to VSS via a resistor (pull-down), or set pins to output mode and leave them open
BHE, ALE, HLDA, XOUT ⁽²⁾ , BCLK	Leave the pin open
HOLD, RDY	Connect the pin to VCC2 via a resistor (pull-up)
NMI(P8_5)	Connect the pin to VCC1 via a resistor (pull-up)
VREF	Connect the pin to VSS

NOTES:

- 1. P11 to P15 are provided in the 144-pin package only.
- 2. It is when the external clock is applied to the XIN pin.




Figure 25.26 Unassigned Pin Handling

Table 25.3 Port P6 Peripheral Function Output Control

	PS0 Register	PSL0 Register
Bit 0	0: P6_0/CTS0/SS0 1: Select by the PSL0_0 bit	0: RTS0 1: RTP0_0
Bit 1	0: P6_1/CLK0 input 1: Select by the PSL0_1 bit	0: CLK0 output 1: RTP0_1
Bit 2	0: P6_2/RXD0/SCL0 input/IrDAIN 1: Select by the PSL0_2 bit	0: SCL0 output 1: STXD0
Bit 3	0: P6_3/SRXD0/SDA0 input 1: Select by the PSL0_3 bit	0: TXD0/SDA0 output/IrDAOUT 1: Do not set to this value
Bit 4	0: P6_4/CTS1/SS1/ISCLK2 input 1: Select by the PSL0_4 bit	0: RTS1 1: OUTC2_1/ISCLK2 output
Bit 5	0: P6_5/CKL1 input 1: Select by the PSL0_5 bit	0: CLK1 output 1: Do not set to this value
Bit 6	0: P6_6/RXD1/SCL1 input 1: Select by the PSL0_6 bit	0: SCL1 output 1: STXD1
Bit 7	0: P6_7/SRXD1/SDA1 input 1: Select by the PSL0_7 bit	0: TXD1/SDA1 output 1: Do not set to this value

Table 25.4 Port P7 Peripheral Function Output Control

	PS1 Register	PSL1 Register	PSC Register	PSD1 Register	PSE1 Register
Bit 0	0: P7_0/ TA0OUT input/ SRXD2/INPC1_6/ SDA2 input 1: Select by the PSL1_0 bit	0: Select by the PSC_0 bit 1: TA0OUT output	0: TXD2/ SDA2 output 1: Select by the PSD1_0 bit	0: OUTC2_0/ ISTXD2/IEOUT 1: Select by the PSE1_0 bit	0: OUTC1_6 1: RTP0_2
Bit 1	0: P7_1/TA0IN/ TB5IN/RXD2/ SCL2 input/ INPC1_7/ ISRXD2/IEIN 1: Select by the PSL1_1 bit	0: Select by the PSC_1 bit 1: STXD2	0: SCL2 output 1: Select by the PSD1_1 bit	0: OUTC2_2 1: Select by the PSE1_1 bit	0: OUTC1_7 1: RTP0_3
Bit 2	0: P7_2/TA1OUT input/CLK2 input 1: Select by the PSL1_2 bit	0: Select by the PSC_2 bit 1: TA1OUT output	0: CLK2 output 1: V	Set to 0	Set to 0
Bit 3	0: P7_3/TA1IN/ CTS2/SS2/ INPC1_0 1: Select by the PSL1_3 bit	0: Select by the PSC_3 bit 1: \overline{V}	0: RTS2 1:OUTC1_0/ ISTXD1	Set to 0	Set to 0
Bit 4	0: P7_4/TA2OUT input/INPC1_1/ ISCLK1 input 1: Select by the PSL1_4 bit	0: Select by the PSC_4 bit 1: W	0: TA2OUT output 1: Select by the PSD1_4 bit	0: OUTC1_1 ISCLK1 output 1: RTP2_0	Set to 0
Bit 5	0: P7_5/TA2IN/ INPC1_2/ISRXD1 1: Select by the PSL1_5 bit	0: W 1: Select by the PSC_5 bit	0: OUTC1_2 1: RTP2_1	Set to 0	Set to 0
Bit 6	0: P7_6/TA3OUT input/INPC1_3 1: Select by the PSL1_6 bit	0: Select by the PSC_6 bit 1: TA3OUT output	0: Select by the PSD1_6 bit 1: CAN0OUT ⁽¹⁾	0: ISTXD0 1: Selected by the PSE1_6 bit	0: OUTC1_3 1: TXD5
Bit 7	0: P7_7/TA3IN/ CAN0IN/CLK5 input/INPC1_4/ ISCLK0 input 1: Select by the PSL1_7 bit	0: ISCLK0 output 1: Select by the PSD1_7 bit	_	0: OUTC1_4 1: Select by the PSE1_7 bit	0: CLK5 output 1: RTP2_2

NOTE:

1. Set to 0 in M32C/87B.

Table 25.5 Port P8 Peripheral Function Output Control

	PS2 Register	PSL2 Register	PSC2 Register	PSD2 Register	PSE2 Register
Bit 0	0: P8_0/TA4OUT input/RXD5/ ISRXD0 1: Select by the PSL2_0 bit	0: TA4OUT output 1: U	Set to 0	Set to 0	Set to 0
Bit 1	0: P8_1/TA4IN/ CTS5/INPC1_5 1: Select by the PSL2_1 bit	0: U 1: Select by the PSC2_1 bit	0: Do not set to this value 1: Select by the PSD2_1 bit	0: OUTC1_5 1: Select by the PSE2_1 bit	0: RTS5 1: RTP2_3
Bit 2	0: P8_2/INT0 1: Select by the PSL2 _2 bit	0: Do not set to this value 1: Select by the PSC2_2 bit	0: CAN0OUT 1: CAN1OUT ⁽¹⁾	Set to 0	Set to 0
Bits 3 to 7	Set to 00000b				

NOTE:

Table 25.6 Port P9 Peripheral Function Output Control

	PS3 Register	PSL3 Register	PSC3 Register
Bit 0	0: P9_0/TB0IN/CLK3 input 1: Select by the PSL3_0 bit	0: CLK3 output 1: Do not set to this value	Set to 0
Bit 1	0: P9_1/TB1IN/RXD3/SCL3 input/ ISRXD2/IEIN 1: Select by the PSL3_1 bit	0: SCL3 output 1: STXD3	Set to 0
Bit 2	0: P9_2/TB2IN/SRXD3/ SDA3 input 1: Select by the PSL3_2 bit	0: TXD3/SDA3 output 1: OUTC2_0/ISTXD2/IEOUT	Set to 0
Bit 3	0: P9_3/TB3IN/CTS3/SS3/DA0 1: RTS3	0: Peripheral function input 1: DA0	Set to 0
Bit 4	0: P9_4/TB4IN/CTS4/SS4/DA1 1: RTS4	0: Peripheral function input 1: DA1	Set to 0
Bit 5	0: P9_5/ANEX0/CLK4 input/ CAN1IN/CAN1WU 1: CLK4 output	Peripheral function input except ANEX0 ANEX0	Set to 0
Bit 6	0: P9_6/SRXD4/ANEX1/ SDA4 input 1: Select by the PSC3_6 bit	Peripheral function input except ANEX1 ANEX1	0: TXD4/SDA4 output 1: CAN1OUT ⁽¹⁾
Bit 7	0: P9_7/RXD4/ADTRG/ SCL4 input 1: Select by the PSL3_7 bit	0: SCL4 output 1: STXD4	Set to 0

NOTE:

1. Set to 0 in M32C/87A and M32C/87B.

^{1.} Set to 0 in M32C/87A. Do not set the bit 2 in the PSC2 register in M32C/87B. Write a 0, if necessary.

Table 25.7 Port P10 Peripheral Function Output Control (1)

	PS4 Register	
Bit 0	0: P10_0/AN_0 1: RTP1_0	
Bit 1	0: P10_1/AN_1 1: RTP1_1	
Bit 2	0: P10_2/AN_2 1: RTP1_2	
Bit 3	0: P10_3/AN_3 1: RTP1_3	
Bit 4	0: P10_4/AN_4/KI0 1: RTP3_0	
Bit 5	0: P10_5/AN_5/KI1 1: RTP3_1	
Bit 6	0: P10_6/AN_6/KI2 1: RTP3_2	
Bit 7	0: P10_7/AN_7/KI3 1: RTP3_3	

Port P10 Peripheral Function Output Control (2) **Table 25.8**

	PSC Register	
Bit 7	0: P10_4 to P10_7 or KI0 to KI3	
	1: AN_4 to AN_7	

Table 25.9 Port P11 Peripheral Function Output Control

	PS5 Register	PSL5 Register
Bit 0	0: P11_0/INPC1_0	0: OUTC1_0/ISTXD1
	1: Select by the PSL5_0 bit	1: Do not set to this value
Bit 1	0: P11_1/INPC1_1/ISCLK1 input	0: OUTC1_1/ISCLK1 output
	1: Select by the PSL5_1 bit	1: Do not set to this value
Bit 2	0: P11_2/INPC1_2/ISRXD1	0: OUTC1_2
	1: Select by the PSL5_2 bit	1: Do not set to this value
Bit 3	0: P11_3/INPC1_3	0: OUTC1_3
	1: Select by the PSL5_3 bit	1: Do not set to this value
Bits 4 to 7	Set to 0000b	

Table 25.10 Port P12 Peripheral Function Output Control

	PS6 Register	PSL6 Register	PSC6 Register
Bit 0	0: P12_0 1: Select by the PSL6_0 bit	0: Select by the PSC6_0 bit 1: Do not set to this value	0: Do not set to this value 1: TXD6
Bit 1	0: P12_1/CLK6 input 1: Select by the PSL6_1 bit	0: Select by the PSC6_1 bit 1: Do not set to this value	0: Do not set to this value 1: CLK6 output
Bit 2	Set to 0		
Bit 3	0: P12_3/CTS6 1: Select by the PSL6_3 bit	0: Select by the PSC6_3 bit 1: Do not set to this value	0: Do not set to this value 1: RTS6
Bits 4 to 7	Set to 0000b		

Table 25.11 Port P13 Peripheral Function Output Control

	PS7 Register	PSL7 Register
Bit 0	0: P13_0 1: Select by the PSL7_0 bit	0: OUTC2_4 1: Do not set to this value
Bit 1	0: P13_1 1: Select by the PSL7_1 bit	0: OUTC2_5 1: Do not set to this value
Bit 2	0: P13_2 1: Select by the PSL7_2 bit	0: OUTC2_6 1: Do not set to this value
Bit 3	0: P13_3 1: Select by the PSL7_3 bit	0: OUTC2_3 1: Do not set to this value
Bit 4	0: P13_4 1: Select by the PSL7_4 bit	0: OUTC2_0/ISTXD2/IEOUT 1: Do not set to this value
Bit 5	0: P13_5/ISRXD2/IEIN 1: Select by the PSL7_5 bit	0: OUTC2_2 1: Do not set to this value
Bit 6	0: P13_6/ISCLK2 input 1: Select by the PSL7_6 bit	0: OUTC2_1/ISCLK2 output 1: Do not set to this value
Bit 7	0: P13_7 1: Select by the PSL7_7 bit	0: OUTC2_7 1: Do not set to this value

Table 25.12 Port P14 Peripheral Function Output Control

	PS8 Register
Bit 0	0: P14_0/INPC1_4 1: OUTC1_4
Bit 1	0: P14_1/INPC1_5 1: OUTC1_5
Bit 2	0: P14_2/INPC1_6 1: OUTC1_6
Bit 3	0: P14_3/INPC1_7 1: OUTC1_7
Bits 4 to 7	Set to 0000b

Table 25.13 Port P15 Peripheral Function Output Control

	PS9 Register	PSL9 Register
Bit 0	0: P15_0/AN15_0 1: Select by the PSL9_0 bit	0: ISTXD0 1: TXD5
Bit 1	0: P15_1/AN15_1/ISCLK0 input/CLK5 input 1: Select by the PSL9_1 bit	0: ISCLK0 output 1: CLK5 output
Bit 2	Set to 0	
Bit 3	0: P15_3/AN15_3/CTS5 1: RTS5	Set to 0
Bit 4	0: P15_4/AN15_4 1: Select by the PSL9_4 bit	0: Do not set to this value 1: TXD6
Bit 5	Set to 0	
Bit 6	0: P15_6/AN15_6/CLK6 input 1: CLK6 output	Set to 0
Bit 7	0: P15_7/AN15_7/CTS6 1: RTS6	Set to 0

26. Flash Memory

CPU rewrite mode, standard serial I/O mode, and parallel I/O mode can be used to erase and program the flash memory. The flash memory has the user ROM area and boot ROM area, and the rewrite control program for the standard serial I/O mode is stored in the boot ROM area.

Table 26.1 lists specifications of the flash memory. (See **Tables 1.1 to 1.4** for the items not listed in Table 26.1.) Table 26.2 lists overview of flash memory rewrite mode.

Table 26.1 Flash Memory Specifications

Item	Specification		
Flash memory rewrite mode	3 modes (CPU rewrite mode, standard serial I/O mode, parallel I/O mode)		
Erase unit	On a block basis (See Figure 26.1)		
Program unit	16 bits, 8 bits ⁽¹⁾		
Erase and program control method	Software commands control erasing and programming on the flash memory		
Protect method	The lock bit protects each block in the flash memory		
Number of commands	7 commands		
Erase and program endurance	100 times ⁽²⁾		
Flash memory access disable function	ROM code protect function (parallel I/O mode) ID code check function (standard serial I/O mode)		

NOTES:

- 1. The flash memory can be programmed in 8-bit (byte) units in parallel I/O mode only.
- 2. The erase and program endurance is the number of erase operations performed on individual blocks. For example, if the block A is erased without programming, the erased and program count stands at one for the block A.

Table 26.2 Flash Memory Rewrite Mode Overview

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	User ROM area is programmed by the CPU executing software commands. EW0 mode: Execute the rewrite control program placed in an area other than the flash memory. EW1 mode: Execute the rewrite control program placed in the flash memory.	User ROM area is programmed using a dedicated serial programmer. Standard serial I/O mode 1: Clock synchronous mode in UART1 Standard serial I/O mode 2: Clock asynchronous mode in UART1	User ROM and boot ROM areas are programmed using a dedicated parallel programmer.
Rewritable area	User ROM area	User ROM area	User ROM area Boot ROM area
Operating mode	Single-chip mode Memory expansion mode (EW0 mode) Boot mode (EW0 mode)	Boot mode	Parallel I/O mode
ROM programmer	_	Serial programmer	Parallel programmer

26.1 Memory Map

Figure 26.1 shows the flash memory map. The user ROM area has an area to store programs, and another 4-Kbyte area as the block A for data storage.

The user ROM area is divided into blocks, each of which can be protected (locked) from erasing or programming. The user ROM area can be programmed in CPU rewrite mode, standard serial I/O mode, or parallel I/O mode. The addresses of the boot ROM area are overlapped with the addresses of the user ROM area. The boot ROM area can only be rewritten in parallel I/O mode.




Figure 26.1 Flash Memory Map

26.1.1 Boot Mode

Use the following procedure to enter boot mode and a program in the boot ROM area is executed.

- (1) Apply an "L" (pull-down) to the P6_5 pin or apply an "H" (pull-up) to the P6_7 pin
- (2) Apply an "L" (pull-down) to the EPM (P5_5) pin and apply an "H" (pull-up) to the CE (P5_0) pin
- (3) Apply an "H" to the CNVSS pin
- (4) Perform a hardware reset

When switching from the boot ROM area to the user ROM area, set the FMR05 bit in the FMR0 register to 1 (access the user ROM area) by the program placed in the area other than the flash memory.

The rewrite control program for standard serial I/O mode is stored in the boot ROM area in the factory default configuration. If a given rewrite control program is written in the boot ROM area, the flash memory can be rewritten along the implemented system.

26.2 Functions to Prevent Access to Flash Memory

Parallel I/O mode has a ROM code protect function, and standard I/O mode has an ID code check function to prevent the flash memory from being read or programmed.

26.2.1 ROM Code Protect Function

The ROM code protect function disables reading or programming the contents of the flash memory in parallel I/O mode. To use ROM code protect function, set the ROMCP1 bits in the ROMCP address.

The ROMCP address is placed in a user ROM area. Figure 26.2 shows the ROMCP address.

26.2.2 ID Code Check Function

The ID code check function is used in standard serial I/O mode. The ID code sent from the serial programmer and the ID code written in the flash memory are checked to see if they match. If these ID codes do not match, the commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are set to FFFFFFFh(1), the ID codes are not checked and all commands can be accepted.

The ID code is 7-byte data stored consecutively, beginning with the first byte, into addresses 0FFFFDFh, 0FFFFE3h, 0FFFFE8h, 0FFFFE8h, 0FFFFF8h, 0FFFFF8h, and 0FFFFFBh. To use ID code check function, write the program which specifies the ID code to these addresses.

NOTE:

1. FFFFFFFh is the factory default setting.

Page 495 of 587




Figure 26.2 **ROMCP Address**




Figure 26.3 **Addresses for Stored ID Codes**

26.3 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be programmed by the CPU writing software commands with the MCU mounted on a board. In CPU rewrite mode, only the user ROM area shown in Figure 26.1 can be programmed. The boot ROM area cannot be rewritten. EW0 mode and EW1 mode are provided as CPU rewrite mode.

Table 26.3 lists specifications of EW0 mode and EW1 mode. Figure 26.4 and 26.5 show associated registers. Figure 26.6 shows a setting procedure for EW0 mode. Figure 26.7 shows a setting procedure for EW1 mode. Figure 26.8 shows a setting procedure to enter and exit low power mode.

Table 26.3 Specifications of EW0 Mode and EW1 Mode

Item	EW0 Mode	EW1 Mode		
Operation	Program the user ROM area by executing the rewrite control program placed in an area other than the flash memory.	Erase and program a block where the rewrite control program is not placed, by executing the rewrite control program placed in the user ROM area.		
Processor mode	Single-chip mode Memory expansion mode Boot mode	Single-chip mode		
Areas where a rewrite program can be stored	User ROM area (Single-chip mode, memory expansion mode) Boot ROM area (Boot mode)	User ROM area		
Software command	All commands are available.	All commands, except read status register command, are available.		
Flash memory mode after erasing or programming	Read status register mode	Read array mode		
Flash memory status detection	 Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program. Execute the read status register command to read bits SR7, SR5, and SR4 in the SRD register. 	Read bits FMR00, FMR06, and FMR07 in the FMR0 register by a program.		
CPU status during erase or program operation	Operating	In a hold state (Stop) (I/O port maintains the status which is before executing a command.)		
Peripheral interrupt request, DMA request, and DMACII request during erase or program operation	Acknowledged ⁽²⁾	Not acknowledged (it is acknowledged after completion of erase or program operation.)		

NOTES:

- 1. In both the EW0 mode and EW1 mode, when an $\overline{\text{NMI}}$ interrupt or watchdog timer interrupt is generated, the erase or program operation in progress is aborted and the interrupt is acknowledged.
- 2. To use peripheral function interrupts, place interrupt routine programs and the relocatable vector table in an area other than flash memory.

RW

RO

RW

RW

RW

RW

RW

RO

RΩ

Flash Memory Control Register (FMR0 and FMR1 Registers) Flash Memory Control Register 0 Symbol Address After Reset 0 0000 0001b FMR0 0057h Bit Symbol Bit Name Function 0: BUSY (programming or erasing in progress)(6) FMR00 RY/BY status flag 1: READY 0. CPU rewrite mode disabled FMR01 CPU rewrite mode select bit(1)(7) 1: CPU rewrite mode enabled 0: Lock bit enabled Lock bit disable select bit(2) FMR02 1: Lock bit disabled 0: Flash memory started

26.3.1

NOTES

1. Set bits FMR01 and FMR02 while the $\overline{\text{NMI}}$ pin level is held "H".

FMSTP

(b4)

FMR05

FMR06

FMR07

2. To set the FMR02 bit to 1, write a 1 to the FMR02 bit immediately after writing a 0 to the bit while the FMR01 bit is set to 1. Write the value in 8-bit units. Do not generate an interrupt or a DMA or DMACII transfer between these two settings.

1: Flash memory stopped

memory is initialized)

0: Boot ROM area accessed

1: User ROM area accessed

0: Successfully completed

0: Successfully completed

1: Terminated by error

1: Terminated by error

Set to 0

(enters low-power consumption state and flash

3. Set bits FMSTP and FMR05 by the program placed in an area other than the flash memory

Flash memory stop bit(3)(5)

User ROM area select bit(3)

Program status flag(4)

Erase status flag(4)

(available in boot mode only)

Reserved bit

- 4. Bits FMR07 and FMR06 are set to 0 by executing the clear status command.
- 5. The FMSTP bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled). Bits FMSTP can be set to 1 even when the FMR01 bit is set to 0, but the flash memory does not enter low-power consumption state nor is initialized.
- 6. Program and read operations by lock bit program command, read lock bit status command, and protect bit program command are included.
- 7. To change the FMR01 bit from 0 to 1, write a 1 to the FMR01 bit immediately after writing a 0 to it. Write the value in 8-bit units. Do not generate an interrupt or a DMA or DMACII transfer between these two settings. To change the FMR01 bit from 1 to 0, enter read array mode first, and then write to the address 0057h in 16-bit units. Set
 - the eight high-order bits to 00h. e.g., To change the FMR01 bit from 1 to 0;

Assembly language: mov.w #0000h, 0057h

Figure 26.4 **FMR0** Register

26.3.1.1 FMR00 Bit

The FMR00 bit indicates the operating status of the flash memory. It becomes 0 while the program command, block erase command, lock bit program command, or read lock bit status command is being executed, otherwise, it is 1.

26.3.1.2 FMR01 Bit

The flash memory can accept a command when the FMR01 bit is set to 1 (CPU rewrite mode enabled). Set the FMR05 bit to 1 (user ROM area accessed) as well if the MCU is in boot mode.



26.3.1.3 FMR02 Bit

The lock bit becomes invalid by setting the FMR02 bit to 1 (lock bit disabled). (Refer to **26.3.3 Data Protect Function** for details.) The lock bit becomes valid by setting the FMR02 bit to 0 (lock bit enabled).

The FMR02 bit does not change a lock bit status but disables a lock bit function. When the block erase command is executed while the FMR02 bit is set to 1, the lock bit status changes from 0 (locked) to 1 (unlocked).

26.3.1.4 FMSTP Bit

The FMSTP bit is used to initialize the flash memory control circuits, and also to reduce power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to 1 (flash memory stopped). Set the FMSTP bit to 1 by the program placed in an area other than the flash memory. Set the FMSTP bit to 1 in one of the following cases:

- A flash memory access error occurs while erasing or programming in EW0 mode (the FMR00 bit does not switch back to 1 (ready)).
- To further reduce power consumption in low-power consumption mode or on-chip oscillator low-power consumption mode.

Figure 26.8 shows a flow chart illustrating entering and exiting low power mode. Follow the procedure on the flow chart.

The flash memory is automatically turned off when entering wait mode or stop mode, and turned back on when exiting wait mode or stop mode. Set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before entering wait mode or stop mode.

26.3.1.5 FMR05 Bit

The FMR05 bit selects access to either the boot ROM area or user ROM area in boot mode. Set to 0 to access (read) the boot ROM area or set to 1 to access (read, write, or erase) the user ROM area.

26.3.1.6 FMR06 Bit

The FMR06 bit is a read-only bit indicating the status of a program operation. The FMR06 bit becomes 1 when a program error occurs; otherwise, it is 0. Refer to **26.3.5 Full Status Check** for details.

26.3.1.7 FMR07 Bit

The FMR07 bit is a read-only bit indicating the status of an erase operation. The FMR07 bit becomes 1 when an erase error occurs; otherwise, it is 0. Refer to **26.3.5 Full Status Check** for details.




Figure 26.5 FMR1 Register

26.3.1.8 FMR11 Bit

When the FMR11 bit is set to 0 (EW0 mode), the flash memory enters EW0 mode. When the FMR11 bit is set to 1 (EW1 mode), the flash memory enters EW1 mode.

26.3.1.9 FMR16 Bit

The FMR16 bit is a read-only bit indicating the execution result of the read lock bit status command. When a block, on where the read lock bit status command is executed, is locked, the FMR16 bit becomes 0. When a block, on where the read lock bit status command is executed, is unlocked, the FMR16 bit becomes 1.




Figure 26.6 **Setting Procedure for EW0 Mode**




Figure 26.7 **Setting Procedure for EW1 Mode**




Figure 26.8 Setting Procedure to Enter and Exit Low Power Mode

26.3.2 Software Commands

Read or write commands and data from or to even addresses in the user ROM area in 16-bit units. When writing a command code, 8 high-order bits (D15 to D8) are ignored.

Table 26.4 Software Commands

	ı	First Bus Cyc	cle	Second Bus Cycle		
Software Command	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)
Read array	Write	Х	xxFFh	-	-	-
Read status register	Write	х	xx70h	Read	Х	SRD
Clear status register	Write	х	xx50h	-	-	-
Program	Write	WA	xx40h	Write	WA	WD
Block erase	Write	Х	xx20h	Write	BA	xxD0h
Lock bit program	Write	BA	xx77h	Write	BA	xxD0h
Read lock bit status	Write	Х	xx71h	Write	BA	xxD0h

SRD: Data in the status register (D7 to D0)

WA: Write address (The address specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: 16-bit write data

BA: Highest-order even address of a block x: Any even address in the user ROM area xx: 8 high-order bits of command code (ignored)

26.3.2.1 Read Array Command

The read array command is used to read the flash memory.

The flash memory enters read array mode when the command code xxFFh is written in the first bus cycle. The content of the specified address can be read in 16-bit units when a read address is specified after the next bus cycle. The flash memory remains in read array mode until the other command is written. Therefore, the contents of multiple addresses can be read in succession.

26.3.2.2 Read Status Register Command

The read status register command is used to read the status register. When the command code xx70h is written in the first bus cycle, the status register can be read after the second bus cycle (refer to **26.3.4 Status Register** (**SRD Register**) for details). To read the status register, read an even address in the user ROM area. Do not execute this command in EW1 mode.

26.3.2.3 Clear Status Register Command

The clear status register command is used to clear the status register. When the command code xx50h is written in the first bus cycle, bits FMR07 and FMR06 in the FMR0 register become 00b and bits SR5 and SR4 in the status register become 00b.

26.3.2.4 Program Command

The program command is used to write data to the flash memory in 16-bit units.

A program operation (program and verify data) starts by writing the command code xx40h in the first bus cycle and data to the write address in the second bus cycle. The address value specified in the first bus cycle must be the same even address as the write address specified in the second bus cycle.

The FMR00 bit in the FMR0 register can be used to determine whether a program operation has been completed or not. The FMR00 bit becomes 0 (busy) during the program operation and becomes 1 (ready) when the program operation is completed.

After a program operation is completed, the FMR06 bit in the FMR0 register is used to determine whether a program operation is completed successfully or not. (Refer to **26.3.5 Full Status Check** for details.)

Do not execute the program command to the same address more than once without executing the block erase command. Figure 26.9 shows a flow chart of the program command.

The lock bit can protect each block from being programmed inadvertently. (Refer to **26.3.3 Data Protect Function** for details.)

In EW1 mode, do not execute this command to the block where the rewrite control program is stored.

In EW0 mode, the flash memory enters read status register mode when a program operation starts.




Figure 26.9 Program Command

26.3.2.5 Block Erase Command

The block erase command is used to erase a specified block.

By writing the command code xx20h in the first bus cycle and xxD0h to the highest-order even address of a block to be erased in the second bus cycle, an erase operation (erase and verify) starts on the specified block.

The FMR00 bit in the FMR0 register can be used to determine whether an erase operation has been completed or not. The FMR00 bit becomes 0 (busy) during the erase operation, and becomes 1 (ready) when the erase operation is completed.

After the erase operation is completed, the FMR07 bit in the FMR0 register is used to determine whether the erase operation is completed successfully or not. (Refer to **26.3.5 Full Status Check** for details.)

Figure 26.10 shows a flow chart of block erase command.

The lock bit can protect each block from being erased inadvertently. (Refer to **26.3.3 Data Protect Function** for details.)

In EW1 mode, do not execute this command to the block where the rewrite control program is stored. In EW0 mode, the flash memory enters read status register mode when an erase operation starts.




Figure 26.10 Block Erase Command

26.3.2.6 Lock Bit Program Command

The lock bit program command is used to set the lock bit of a given block to 0 (locked).

By writing the command code xx77h in the first bus cycle and xxD0h to the highest-order even address of a block to be locked in the second bus cycle, the lock bit of the specified block becomes 0. The address specified in the first bus cycle must be the same highest-order even address of the block specified in the second bus cycle. Figure 26.11 shows a flow chart of lock bit program command. Execute the read lock bit status command to read lock bit status (lock bit data).

The FMR00 bit in the FMR0 register can be used to determine whether a lock bit program operation has been completed or not.

Refer to **26.3.3 Data Protect Function** for information on lock bit functions and how to set it to 1 (unlocked). In EW1 mode, do not execute this command to the block where the rewrite control program is stored. In EW0 mode, the flash memory enters read status register mode when a program operation starts.




Figure 26.11 Lock Bit Program Command

26.3.2.7 **Read Lock Bit Status Command**

The read lock bit status command reads a lock bit status of a given block.

By writing the command code xx71h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, the FMR16 bit in the FMR1 register stores information on whether the lock bit of the block is locked or not. Read the FMR16 bit after the FMR00 bit in the FMR0 register becomes 1 (ready). Figure 26.12 shows a flow chart of read lock bit status command.




Figure 26.12 Read Lock Bit Status Command

26.3.3 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit protects (locks) each block individually against erasing and programming. This prevents data from being inadvertently erased from or programmed to the flash memory. The following is the block conditions controlled by the lock bit.

When the FMR02 bit in the FMR0 register is set to 0 (lock bit enabled);

- If lock bit data is set to 0, the block is locked (block is protected against erasing and programming).
- If lock bit data is set to 1, the block is unlocked (block can be erased or programmed).

When the FMR02 bit in the FMR0 register is set to 1 (lock bit disabled);

• The block is unlocked regardless of the lock bit data status (block can be erased or programmed).

When the block erase command is executed while the FMR02 bit is set to 1, the target block is erased regardless of the lock bit data status. The lock bit data of the target block becomes 1 when the block erase operation is completed.

26.3.4 Status Register (SRD Register)

In EW0 mode, the Status Register value is returned by reading the flash memory after executing the commands shown below.

- Read status register command
- · Program command
- · Block erase command
- Lock bit program command

The Status Register indicates the operating status of the flash memory and whether an erase or program operation has completed successfully or not. The Status Register value is reflected on bits FMR00, FMR06, and FMR07 in the FMR0 register.

26.3.4.1 Sequencer Status (SR7 Bit, FMR00 Bit)

The sequencer status bit indicates the operating status of the flash memory. It becomes 0 while the program command, block erase command, lock bit program command, or read lock bit status command is being executed; otherwise, it is 1.

26.3.4.2 Erase Status (SR5 Bit, FMR07 Bit)

Refer to 26.3.5 Full Status Check.

26.3.4.3 Program Status (SR4 Bit, FMR06 Bit)

Refer to 26.3.5 Full Status Check.

Page 509 of 587

Table 26.5 Status Register

Bit in	Bit in		Desci	Value after	
Status Register	FMR0 Register	Status Name	0	1	Reset
SR0 (b0)	_	Reserved bit	-	-	-
SR1 (b1)	-	Reserved bit	-	_	-
SR2 (b2)	-	Reserved bit	-	-	_
SR3 (b3)	_	Reserved bit	-	-	_
SR4 (b4)	FMR06 ⁽¹⁾	Program status	Successfully completed	Error	0
SR5 (b5)	FMR07 ⁽¹⁾	Erase status	Successfully completed	Error	0
SR6 (b6)	-	Reserved bit	-	-	-
SR7 (b7)	FMR00	Sequencer status	BUSY	READY	1

b7 to b0: These bits return the value of 8 low-order bits by reading an even address of the flash memory in 16-bit

NOTE:

1. Bits FMR07 (SR5) and FMR06 (SR4) become 0 by executing the clear status register command. When the FMR07 (SR5) or FMR06 (SR4) bit is 1, the program command, block erase command, lock bit program command, and read lock bit status command cannot be accepted by the flash memory.

26.3.5 **Full Status Check**

If an error occurs, bits FMR07 and FMR06 in the FMR0 register become 1, indicating the occurrence of an error. Therefore, by checking these status bits (full status check), the execution result can be confirmed. Table 26.6 lists error types and FMR0 register values. Figure 26.13 shows a flow chart of the full status check and handling procedure for each error.

Table 26.6 Errors and FMR0 Register Values

FMR0 Register (Status Register) values		Error	Error Occurrence Condition	
FMR07 (SR5)	FMR06 (SR4)	EIIOI	End Occurrence Condition	
1	1	Command sequence error	When a command is written incorrectly When invalid data (data other than xxD0h or xxFFh) is written in the second bus cycle of the lock bit program command or block erase command ⁽¹⁾	
1	0	Erase error	When the block erase command is executed to a locked block ⁽²⁾ When the block erase command is executed to an unlocked block, but the erase operation is not completed successfully	
0	1	Program error	When the program command is executed to a locked block ⁽²⁾ When the program command is executed to an unlocked block, but the program operation is not completed successfully The lock bit program command is executed, but the program operation is not completed successfully	

NOTES:

- 1. The flash memory enters read array mode when the command code xxFFh is written in the second bus cycle of these commands. At the same time, the command code written in the first bus cycle is ignored.
- 2. When the FMR02 bit in the FMR0 register is set to 1 (lock bit disabled), no error occurs under these conditions.




Figure 26.13 Full Status Check and Handling Procedure for Each Error

26.4 Standard Serial I/O Mode

In standard serial I/O mode, the user ROM area can be programmed with the MCU mounted on a board by using a serial programmer supporting the M32C/87 Group (M32C/87, M32C/87A, M32C/87B).

For additional information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual of your serial programmer for details on operating instructions.

Table 26.7 lists pin functions for flash memory standard serial I/O mode. Figures 26.14 to 26.16 show pin connections for standard serial I/O mode.

Table 26.7 Pin Functions for Flash Memory Standard Serial I/O Mode

Pin Name	Function	I/O Type	Supply Voltage	Description
VCC VSS	Power supply input	_	_	Apply the guaranteed erase/program supply voltage to the VCC1 pin. Apply 0 V to the VSS pin
CNVSS	CNVSS	1	VCC1	Apply an "H" signal to the pin
RESET	Reset input	ı	VCC1	Reset input pin
XIN	Clock input	I	VCC1	Connect a ceramic resonator or a crystal oscillator between pins XIN and XOUT
XOUT	Clock output	0	VCC1	To use the external clock, input the clock to the XIN pin and leave the XOUT pin open
BYTE	BYTE input	1	VCC1	Apply an "H" or "L" signal to the pin
AVCC, AVSS	Analog power supply input	I	-	Connect AVCC to VCC1 Connect AVSS to VSS
VREF	Reference voltage input	I	-	Reference voltage input pin for the A/D converter
P0_0 to P0_7	Input port P0	I	VCC2	Apply an "H" or "L" signal to the pin, or leave it open
P1_0 to P1_7	Input port P1	1	VCC2	Apply an "H" or "L" signal to the pin, or leave it open
P2_0 to P2_7	Input port P2	ı	VCC2	Apply an "H" or "L" signal to the pin, or leave it open
P3_0 to P3_7	Input port P3	I	VCC2	Apply an "H" or "L" signal to the pin, or leave it open
P4_0 to P4_7	Input port P4	I	VCC2	Apply an "H" or "L" signal to the pin, or leave it open
P5_0	CE input	I	VCC2	Apply an "H" signal to the pin
P5_5	EPM input	I	VCC2	Apply an "L" signal to the pin
P5_1 to P5_4 P5_6, P5_7	Input port P5	I	VCC2	Apply an "H" or "L" signal to the pin, or leave it open
P6_0 to P6_3	Input port P6	I	VCC1	Apply an "H" or "L" signal to the pin, or leave it open
P6_4	BUSY output	0	VCC1	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Program operation verify monitor
P6_5	SCLK input	I	VCC1	Standard serial I/O mode 1: Serial clock input pin. This pin needs to be pulled up. Standard serial I/O mode 2: Apply an "L" signal to the pin
P6_6	Data input RXD	I	VCC1	Serial data input pin
P6_7	Data output TXD	0	VCC1	Serial data output pin. This pin needs to be pulled up when used in standard serial I/O mode1.
P7_0 to P7_7	Input port P7	ı	VCC1	Apply an "H" or "L" signal to the pin, or leave it open
P8_0 to P8_4 P8_6, P8_7	Input port P8	I	VCC1	Apply an "H" or "L" signal to the pin, or leave it open
P8_5	NMI input	1	VCC1	Apply an "H" signal
P9_0 to P9_7	Input port P9	ı	VCC1	Apply an "H" or "L" signal to the pin, or leave it open
P10_0 to P10_7	Input port P10	ı	VCC1	Apply an "H" or "L" signal to the pin, or leave it open
P11_0 to P11_7	Input port P11	ı	VCC2	Apply an "H" or "L" signal to the pin, or leave it open(1)
P12_0 to P12_7	Input port P12	ı	VCC2	Apply an "H" or "L" signal to the pin, or leave it open(1)
P13_0 to P13_7	Input port P13	ı	VCC2	Apply an "H" or "L" signal to the pin, or leave it open ⁽¹⁾
P14_0 to P14_7	Input port P14	ı	VCC1	Apply an "H" or "L" signal to the pin, or leave it open(1)
P15_0 to P15_7	Input port P15	ı	VCC1	Apply an "H" or "L" signal to the pin, or leave it open ⁽¹⁾

I: Input O: Output I/O: Input and output

NOTE:

1. These pins are provided in the 144-pin package only.




Figure 26.14 Pin Connections in Standard Serial I/O Mode (1/3)




Figure 26.15 Pin Connections in Standard Serial I/O Mode (2/3)




Figure 26.16 Pin Connections in Standard Serial I/O Mode (3/3)

26.4.1 Pin Handling in Standard Serial I/O Mode

Figure 26.17 shows an example of a pin handling in standard serial I/O mode 1. Figure 26.18 shows an example of a pin handling in standard serial I/O mode 2. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer since controlled pins vary depending on the serial programmer.




Figure 26.17 Pin Handling in Standard Serial I/O Mode 1




Figure 26.18 Pin Handling in Standard Serial I/O Mode 2

26.5 Parallel I/O Mode

In parallel I/O mode, the user ROM area and the boot ROM area can be programmed by using a parallel programmer supporting the M32C/87 Group (M32C/87, M32C/87A, M32C/87B). For additional information about the parallel programmer, contact your parallel programmer manufacturer. Refer to the user's manual of your parallel programmer for details on operating instructions.

26.5.1 Boot ROM Area

The boot ROM area has one 4K-byte block. The rewrite control program for standard serial I/O mode is stored in the boot ROM area in factory default configuration. Do not rewrite the boot ROM area to use the serial programmer.

In parallel I/O mode, the boot ROM area is allocated in addresses FFF000h to FFFFFFh. Rewrite only this address block if it is necessary to rewrite the boot ROM area. (Do not access other than addresses FFF000h to FFFFFFh.)

27. Electrical Characteristics

Table 27.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Value	Unit
VCC1, VCC2	Supply voltage		VCC1 = AVCC	-0.3 to 6.0	V
VCC2	Supply voltage		-	-0.3 to VCC1 + 0.1	V
AVCC	Analog supply vo	ltage	VCC1 = AVCC	-0.3 to 6.0	V
VI	Input voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7(1), VREF, XIN		-0.3 to VCC1 + 0.3	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 ⁽¹⁾		-0.3 to VCC2 + 0.3	
		P7_0, P7_1		-0.3 to 6.0	1
VO	Output voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P14_0 to 14_6, P15_0 to P15_7 ⁽¹⁾ , XOUT		-0.3 to VCC1 + 0.3	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 ⁽¹⁾		-0.3 to VCC2 + 0.3	-
		P7_0, P7_1		-0.3 to 6.0	1
Pd	Power consumpt	ion	-40°C≤Topr≤85°C	500	mW
Topr	Operating ambient	during CPU operation		-20 to 85/ -40 to 85 ⁽²⁾	°C
	temperature	during programming or erasing Flash memory		0 to 60	°C
Tstg	Storage tempera	ture		-65 to 150	°C

NOTES:

- 1. P11 to P15 are provided in the 144-pin package only.
- 2. Contact a Renesas sales office if temperature range of -40 to 85°C is required.

Table 27.2 Recommended Operating Conditions (1/3) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified)

Symbol		Parameter		Standard		Unit
Syllibol		Farameter	Min.	Тур.	Max.	Offic
VCC1, VCC2	Supply voltage	e (VCC1 ≥ VCC2)	3.0	5.0	5.5	V
AVCC	Analog supply	voltage		VCC1		V
VSS	Supply voltage)		0		V
AVSS	Analog supply	voltage		0		V
	Input high "H" voltage	P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7(2)	0.8VCC2		VCC2	V
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7 ⁽¹⁾ , P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 ⁽²⁾ , XIN, RESET, CNVSS, BYTE	0.8VCC1		VCC1	
		P7_0, P7_1	0.8VCC1		6.0	
		P0_0 to P0_7, P1_0 to P1_7 (in single-chip mode)	0.8VCC2		VCC2	
		P0_0 to P0_7, P1_0 to P1_7 (in memory expansion mode and microprocessor mode)	0.5VCC2		VCC2	
VIL	Input low "L" voltage	P2_0 to P2_7,P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7 ⁽²⁾	0		0.2VCC2	V
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7 ⁽¹⁾ , P9_0 to P9_7, P10_0 to P10_7, P14_0 to P14_6, P15_0 to P15_7 ⁽²⁾ , XIN, RESET, CNVSS, BYTE	0		0.2VCC1	
		P0_0 to P0_7, P1_0 to P1_7 (in single-chip mode)	0		0.2VCC2]
		P0_0 to P0_7, P1_0 to P1_7 (in memory expansion mode and microprocessor mode)	0		0.16VCC2	

- 1. VIH and VIL reference for P8_7 apply when P8_7 is used as a programmable input port. It does not apply when P8_7 is used as XCIN.
- 2. P11 to P15 are provided in the 144-pin package only.

Table 27.3 Recommended Operating Conditions (2/3) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified

Cymbol		Parameter		Standard		Unit
Symbol		Parameter	Min.	Тур.	Max.	Offic
IOH(peak)	Peak output high "H" current ⁽²⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			-10.0	mA
IOH(avg)	Average output high "H" current ⁽¹⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			-5.0	mA
IOL(peak)	Peak output low "L" current ⁽²⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			10.0	mA
IOL(avg)	Average output low "L" current ⁽¹⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(3)			5.0	mA

NOTES:

- 1. Average output current is the average value within 100 ms.
- 2. A total IOL(peak) of P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14, and P15 must be 80 mA or less.

A total IOL(peak) of P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80 mA or less.

A total IOH(peak) of P0, P1, P2, and P11 must be -40 mA or less.

A total IOH(peak) of P8_6 to P8_7, P9, P10, P14, and P15 must be -40 mA or less.

A total IOH(peak) of P3, P4, P5, P12, and P13 must be -40 mA or less.

A total IOH(peak) of P6, P7, and P8_0 to P8_4 must be -40 mA or less.

Table 27.4 Recommended Operating Conditions (3/3) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified)

Cure heal	Davamatar			Standard		Linit
Symbol	Parameter		Min.	Тур.	Max.	Unit
f(CPU)	CPU clock frequency	VCC1 = 4.2 to 5.5V	0		32	MHz
	(same frequency as f(BCLK))	VCC1 = 3.0 to 5.5V	0		24	MHz
f(XIN)	Main clock input oscillation frequency	VCC1 = 4.2 to 5.5V	0		32	MHz
		VCC1 = 3.0 to 5.5V	0		24	MHz
f(XCIN)	Sub clock frequency			32.768	50	kHz
f(Ring)	On-chip oscillator frequency			1		MHz
f(VCO)	VCO clock frequency (PLL frequency sy	nthesizer)	20		80	MHz
f(PLL)	PLL clock frequency	VCC1 = 4.2 to 5.5V	10		32	MHz
		VCC1 = 3.0 to 5.5V	10		24	MHz
tsu(PLL)	Wait time to stabilize PLL frequency	VCC1 = 5.0V			5	ms
	synthesizer	VCC1 = 3.3V			10	ms

Table 27.5 Electrical Characteristics (1/3) (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32 MHz unless otherwise specified)

Symbol		Parameter		Measurement	Sta	ndard		Unit
Symbol		Farameter		Condition	Min.	Тур.	Max.	Offic
VOH	Output high "H" voltage	P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P11_0 to P11_4, P12_0 to P13_0 to P13_7 ⁽¹⁾	7, P5_0 to P5_7,	IOH = -5 mA	VCC2 - 2.0		VCC2	>
		P8_6, P8_7, P9_0 to P9_7,	6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, 8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, 14_0 to P14_6, P15_0 to P15_7 ⁽¹⁾		VCC1 - 2.0		VCC1	
		P3_0 to P3_7, P4_0 to P4_	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7 P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P11_0 to P11_4, P12_0 to P12_7,		VCC2 - 0.3		VCC2	\
		P8_6, P8_7, P9_0 to P9_7,	3_6, P8_7, P9_0 to P9_7,P10_0 to P10_7, 4_0 to P14_6, P15_0 to P15_7 ⁽¹⁾		VCC1 - 0.3		VCC1	
		XOUT	UT IO		3.0		VCC1	V
		XCOUT	Drive capability = high	No load applied		2.5		V
			Drive capability = low	No load applied		1.6		V
VOL	Output low "L" voltage			IOL = 5 mA			2.0	V
		P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P6_0 to P6_7, P7_0 to P7_ P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_4, P12_0 to P13_0 to P13_7, P14_0 to P15_0 to P15_7 ⁽¹⁾	7, P5_0 to P5_7, 7, P8_0 to P8_4, P10_0 to P10_7, P12_7,	IOL = 200 μA			0.45	V
		XOUT		IOL = 1 mA			2.0	V
		XCOUT	Drive capability = high	No load applied		0		V
			Drive capability = low	No load applied		0		V
VT+ - VT-	Hysteresis	HOLD, RDY, TAOIN to TAATBOIN to TB5IN, INTO to INCTSO to CTS6, CLK0 to CTAOOUT to TA4OUT, NMIRXDO to RXD6, SCL0 to SSDA0 to SDA4, INPC1_0 t ISCLK0 to ISCLK2, ISRXDIEIN, CAN0IN, CANOIN, CANOI	NT8, ADTRG, LK6, , KI0 to KI3, CL4, o INPC1_7, 00 to ISRXD2,		0.2		1.0	V
		RESET			0.2		1.8	V

NOTE:

Table 27.6 Electrical Characteristics (2/3) (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85° C, f(CPU) = 32 MHz unless otherwise specified)

Symbol		Parameter	Measurement	5	Standar	d	Unit
Symbol		raiailletei	Condition	Min.	Тур.	Max.	Offic
Ħ	Input high "H" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 5 V			5.0	μА
IIL	Input low "L" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 0V			-5.0	μΑ
RPULLUP	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1)	VI = 0V	30	50	167	kΩ
RfXIN	Feedback resistance	XIN			1.5		МΩ
RfXCIN	Feedback resistance	XCIN			10		ΜΩ
VRAM	RAM data retention voltage	In stop mode		2.0			V

NOTE:

Table 27.7 Electrical Characteristics (3/3) $(VCC1 = VCC2 = 5.5 \text{ V}, \text{VSS} = 0 \text{ V}, \text{Topr} = 25^{\circ}\text{C})$

Symbol	Parameter		Measurement Condition ⁽¹⁾	S	tanda	rd	Unit
Symbol	Farameter		Measurement Condition(1)	Min.	Тур.	Max.	Offic
ICC	Power	Flash memory	f(CPU) = 32 MHz		32	45	mA
	supply current	version	f(CPU) = 16 MHz		19		mA
	Current		f(CPU) = 8 MHz		12		mA
			f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode		2.6		mA
			f(CPU) = 32 kHz In low-power consumption mode While flash memory is operating		430		μА
			f(CPU) = 32 kHz In low-power consumption mode While flash memory is stopped ⁽²⁾		30		μА
		Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode		50		μА	
			Stop mode (while clock is stopped)		0.8	5	μА
			Stop mode (while clock is stopped) Topr = 85°C			50	μΑ
		Mask ROM	f(CPU) = 32 MHz		32	45	mA
		version	f(CPU) = 16 MHz		19		mA
			f(CPU) = 8 MHz		12		mA
			f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode		1		mA
			f(CPU) = 32 kHz In low-power consumption mode		30		μА
			Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode		50		μА
			Stop mode (while clock is stopped)		0.8	5	μА
			Stop mode (while clock is stopped) Topr = 85°C			50	μА

NOTES:

- 1. In single-chip mode, leave the output pins open and connect the input pins to VSS.
- 2. Value is obtained when setting the FMSTP bit in the FMR0 register to 1 (flash memory stopped) and running the program on RAM.

Table 27.8 A/D Conversion Characteristics (VCC1 = VCC2 = AVCC = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32MHz unless otherwise specified)

Cumbal	Parameter	Measurement Condition		,	Unit		
Symbol	Parameter			Min.	Тур.	Max.	Offic
-	Resolution	VREF = VCC1				10	Bits
INL	Integral nonlinearity error	VREF = VCC1 = VCC2 = 5 V	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, ANEX1			±3	LSB
			External op-amp connection mode			±7	LSB
DNL	Differential nonlinearity error		•			±1	LSB
_	Offset error					±3	LSB
_	Gain error					±3	LSB
RLADDER	Resistor ladder	VREF = VCC1		8		40	kΩ
tCONV	10-bit conversion time ⁽¹⁾⁽²⁾			2.06			μS
tCONV	8-bit conversion time ⁽¹⁾⁽²⁾			1.75			μS
tSAMP	Sampling time(1)			0.188			μS
VREF	Reference voltage			2		VCC1	V
VIA	Analog input voltage			0		VREF	V

NOTES:

- 1. The value is obtained when φAD frequency is at 16 MHz. Keep φAD frequency at 16 MHz or lower.
- 2. With using the sample and hold function

Table 27.9 D/A Conversion Characteristics (VCC1 = VCC2 = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition		Standard			
Syllibol	Farameter	ivieasurement Condition	Min.	Тур.	Max.	Unit	
-	Resolution				8	Bits	
-	Absolute accuracy				1.0	%	
tsu	Setup time				3	μS	
RO	Output resistance		4	10	20	kΩ	
IVREF	Reference power supply input current	(note 1)			1.5	mA	

NOTE:

1. Measured when one D/A converter is used, and the DAi register (i = 0, 1) of the unused D/A converter is set to 00h. The current flown into the resistor ladder in the A/D converter is excluded. IVREF flows even if the VCUT bit in the AD0CON1 register is set to 0 (VREF not connected)

Table 27.10 Flash Memory Electrical Characteristics (VCC1 = 4.5 V to 5.5 V, 3.0 to 3.6 V, Topr = 0 to 60°C unless otherwise specified)

Symbol	Parameter N	Measurement Condition	Standard			- Unit
Symbol	Farameter	Measurement Condition	Min.	Тур.	Max.	Offic
_	Erase and program endurance ⁽¹⁾					times
-	Word program time (16 bits) (VCC1 = 5.0 V, Topr = 25°C)			25	300	μS
_	Lock bit program time			25	300	μS
_	Block erase time (VCC1 = 5.0 V, Topr = 25°C)	4-Kbyte block		0.3	4	s
		8-Kbyte block		0.3	4	s
		32-Kbyte block		0.5	4	s
	64-Kbyte block			0.8	4	s
tps	Wait time to stabilize flash memory circuit				15	μS
_	Data hold time (Topr = -40 to 85°C)		10			years

NOTE:

^{1.} If erase and program endurance is n times (n = 100), each block can be erased n times. For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one erase and program time. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited)

Table 27.11 Voltage Detection Circuit Electrical Characteristics (VCC1 = VCC2 = 3.0 to 5.5 V, VSS = 0 V, Topr = 25°C unless otherwise specified)

Symbol	Parameter	Measurement Condition	Ş	Unit		
Symbol	i didiffetei	Measurement Condition	Min.	Тур.	Max.	Offic
Vdet4	Vdet4 detection voltage		3.3	3.8	4.4	V
Vdet3	Vdet3 detection voltage	VCC1 = 3.0 V to 5.5 V		3.0		V
Vdet3s	Hardware reset 2 hold voltage	VCC1 = 3.0 V to 5.5 V			2.0	V
Vdet3r	Hardware reset 2 release voltage			3.1		V

NOTES:

- 1. Vdet4 > Vdet3
- 2. Vdet3r > Vdet3 is not guaranteed.

Table 27.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	Standard			Unit
Syllibol	Falanetei	Weasurement Condition	Min.	Тур.	Max.	Offic
td(P-R)	Wait time to stabilize internal supply voltage when power-on	VCC1 = 3.0 to 5.5 V			2	ms
td(S-R)	Wait time to release hardware reset 2	VCC1 = Vdet3r to 5.5 V		6 ⁽¹⁾	20	ms
td(E-A)	Start-up time for Vdet3 and Vdet4 detection circuit	VCC1 = 3.0 to 5.5 V			20	μS

NOTE:

1. When VCC1 = 5 V




Figure 27.1 **Power Supply Timing Diagram**

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.13 External Clock Input

Symbol	Parameter	Stan	dard	Unit
	Falanielei	Min.	Max.	Offic
tc	External clock input cycle time	31.25		ns
tw(H)	External clock input high ("H") pulse width	13.75		ns
tw(L)	External clock input low ("L") pulse width	13.75		ns
tr	External clock rise time		5	ns
tf	External clock fall time		5	ns

Table 27.14 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Linit
	Falanielei	Min.	Max.	ns
tc(TA)	TAilN input cycle time	100		ns
tw(TAH)	TAilN input high ("H") pulse width	40		ns
tw(TAL)	TAilN input low ("L") pulse width	40		ns

i = 0 to 4

Table 27.15 Timer A Input (Gate Signal Input in Timer Mode)

Symbol	Parameter	Stan	dard	Unit
	i alametei	Min.	Max.	Onit
tc(TA)	TAilN input cycle time	400		ns
tw(TAH)	TAilN input high ("H") pulse width	200		ns
tw(TAL)	TAilN input low ("L") pulse width	200		ns

i = 0 to 4

Table 27.16 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Stan	dard	- Unit
	Falanielei	Min.	Max.	
tc(TA)	TAilN input cycle time	200		ns
tw(TAH)	TAilN input high ("H") pulse width	100		ns
tw(TAL)	TAilN input low ("L") pulse width	100		ns

i = 0 to 4

Table 27.17 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	. Max.	Unit
	Falanicici	Min.		Offic
tw(TAH)	TAilN input high ("H") pulse width	100		ns
tw(TAL)	TAilN input low ("L") pulse width	100		ns

i = 0 to 4

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.18 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Standard Min. Max.	Unit
	Falanielei	Min.		Offic
tc(UP)	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input high ("H") pulse width	1000		ns
tw(UPL)	TAiOUT input low ("L") pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns

i = 0 to 4

Table 27.19 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit ns
	i didilietei	Min.	Max.	
tc(TA)	TAilN input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiOUT input setup time	200		ns
tsu(TAOUT-TAIN)	TAilN input setup time	200		ns

i = 0 to 4

Table 27.20 Timer B Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Stan	ndard	Unit
	i arameter	Min.	Max.	Offic
tc(TB)	TBiIN input cycle time (counted on one edge)	100		ns
tw(TBH)	TBilN input high ("H") pulse width (counted on one edge)	40		ns
tw(TBL)	TBiIN input low ("L") pulse width (counted on one edge)	40		ns
tc(TB)	TBiIN input cycle time (counted on both edges)	200		ns
tw(TBH)	TBilN input high ("H") pulse width (counted on both edges)	80		ns
tw(TBL)	TBiIN input low ("L") pulse width (counted on both edges)	80		ns

i = 0 to 5

Table 27.21 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	dard	Unit
	i arameter	Min.	Max.	Offic
tc(TB)	TBilN input cycle time	400		ns
tw(TBH)	TBiIN input high ("H") pulse width	200		ns
tw(TBL)	TBilN input low ("L") pulse width	200		ns

i = 0 to 5

Table 27.22 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Max.	Unit
	i arameter	Min.		OTIL
tc(TB)	TBiIN input cycle time	400		ns
tw(TBH)	TBilN input high ("H") pulse width	200		ns
tw(TBL)	TBiIN input low ("L") pulse width	200		ns

i = 0 to 5



Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.23 A/D Trigger Input

Symbol	Parameter	Stan	Max.	Unit
Symbol	Falantete	Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (required for trigger)	1000		ns
tw(ADL)	ADTRG input low ("L") pulse width	125		ns

Table 27.24 Serial Interface

Symbol	Parameter	Stan	Standard Min. Max.	Unit
Symbol	Falanielei	Min.		Offic
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input high ("H") pulse width	100		ns
tw(CKL)	CLKi input low ("L") pulse width	100		ns
td(C-Q)	TXDi output delay time		80	ns
th(C-Q)	TXDi output hold time	0		ns
tsu(D-C)	RXDi input setup time	70		ns
th(C-D)	RXDi input hold time	90		ns

i = 0 to 6

Table 27.25 Intelligent I/O Communication Function (Groups 0 and 1)

Symbol	Parameter	Stan	Unit	
Symbol	Falanietei	Min.	Max.	Ullit
tc(CK)	ISCLKi input cycle time	600		ns
tw(CKH)	ISCLKi input high ("H") pulse width	300		ns
tw(CKL)	ISCLKi input low ("L") pulse width	300		ns
td(C-Q)	ISTXDi output delay time		100	ns
th(C-Q)	ISTXDi output hold time	0		ns
tsu(D-C)	ISRXDi input setup time	100		ns
th(C-D)	ISRXDi input hold time	100		ns

i = 0, 1

Table 27.26 Intelligent I/O Communication Function (Group 2)

Symbol	Parameter		Standard		
Symbol	Farametei	Min.	Max.	Unit	
tc(CK)	ISCLK2 input cycle time	600		ns	
tw(CKH)	ISCLK2 input high ("H") pulse width	300		ns	
tw(CKL)	ISCLK2 input low ("L") pulse width	300		ns	
td(C-Q)	ISTXD2 output delay time		180	ns	
th(C-Q)	ISTXD2 output hold time	0		ns	
tsu(D-C)	ISRXD2 input setup time	150		ns	
th(C-D)	ISRXD2 input hold time	100		ns	

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.27 External Interrupt INTi Input (Edge Sensitive)

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei	Min.	Max.	Offic
tw(INH)	INTi input high ("H") pulse width	250		ns
tw(INL)	INTi input low ("L") pulse width	250		ns

 $i = 0 \text{ to } 8^{(1)}$

NOTE:

1. INT6 to INT8 are provided in the 144-pin package only.

Timing Requirements

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.28 Memory Expansion mode and Microprocessor Mode

Symbol	Parameter	Stan	dard	Unit
Symbol	Falametei	Min.	Max.	Offic
tac1(RD-DB)	Data input access time (RD standard)		(note 1)	ns
tac1(AD-DB)	Data input access time (AD standard, CS standard)		(note 1)	ns
tac2(RD-DB)	Data input access time (RD standard, when accessing a space with the multiplexed bus)		(note 1)	ns
tac2(AD-DB)	Data input access time (AD standard, when accessing a space with the multiplexed bus)		(note 1)	ns
tsu(DB-BCLK)	Data input setup time	26		ns
tsu(RDY-BCLK)	RDY input setup time	26		ns
tsu(HOLD-BCLK)	HOLD input setup time	30		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		25	ns

NOTE:

1. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations. Insert wait states or lower the operation frequency, f(BCLK), if the calculated value is negative.

$$tac1(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) + 1)$$

$$tac1(AD-DB) = \frac{10^9 \times n}{f(BCLK)} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a + b)$$

$$tac2(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) - 1)$$

$$tac2(AD-DB) = \frac{10^9 \times p}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, p = \{(a + b - 1) \times 2\} + 1)$$

Switching Characteristics

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Memory Expansion Mode and Microprocessor Mode (when accessing external Table 27.29 memory space)

Symbol	Parameter	Measurement	Stan	dard	Unit
Symbol	Farameter	Condition	Min.	Max.	OIIIL
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard)(3)		0		ns
th(WR-AD)	Address output hold time (WR standard) ⁽³⁾		(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)(3)]	0		ns
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽³⁾	See Figure 27.2	(note 1)		ns
td(BCLK-RD)	RD signal output delay time	7 27.2		18	ns
th(BCLK-RD)	RD signal output hold time		-5		ns
td(BCLK-WR)	WR signal output delay time			18	ns
th(BCLK-WR)	WR signal output hold time		-5		ns
td(DB-WR)	Data output delay time (WR standard)		(note 2)		ns
th(WR-DB)	Data output hold time (WR standard) ⁽³⁾		(note 1)		ns
tw(WR)	WR output width		(note 2)		ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

th(WR-DB) =
$$\frac{10^9}{f(BCLK) \times 2}$$
 - 15 [ns]
th(WR-AD) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(WR-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations.

$$\begin{array}{ll} td(\text{DB-WR}) & = & \frac{10^9 \times m}{f(\text{BCLK})} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, \ m = b) \\ \\ tw(\text{WR}) & = & \frac{10^9 \times n}{f(\text{BCLK}) \times 2} - 15 \text{ [ns] (if external bus cycle is } a\phi + b\phi, \ n = (b \times 2) - 1) \end{array}$$

3. tc [ns] is added when recovery cycle is inserted.

Switching Characteristics

(VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Memory Expansion Mode and Microprocessor Mode (when accessing external **Table 27.30** memory space with multiplexed bus)

Cymbol	Parameter	Measurement	Stan	dard	Unit
Symbol	Parameter	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)	1	-3		ns
th(RD-AD)	Address output hold time (RD standard) ⁽⁵⁾	1	(note 1)		ns
th(WR-AD)	Address output hold time (WR standard) ⁽⁵⁾	1	(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time	1		18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)	1	-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard) ⁽⁵⁾	1	(note 1)		ns
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽⁵⁾	1	(note 1)		ns
td(BCLK-RD)	RD signal output delay time	Ī <u></u> .		18	ns
th(BCLK-RD)	RD signal output hold time	See Figure 27.2	-5		ns
td(BCLK-WR)	WR signal output delay time	27.2		18	ns
th(BCLK-WR)	WR signal output hold time	1	-5		ns
td(DB-WR)	Data output delay time (WR standard)	1	(note 2)		ns
th(WR-DB)	Data output hold time (WR standard) ⁽⁵⁾	1	(note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)	1		18	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)	1	-2		ns
td(AD-ALE)	ALE signal output delay time (address standard)	1	(note 3)		ns
th(ALE-AD)	ALE signal output hold time (address standard)	1	(note 4)		ns
tdz(RD-AD)	Address output float start time	1		8	ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

th(RD-AD) =
$$\frac{10^9}{f(BCLK) \times 2}$$
 - 10 [ns]
th(WR-AD) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(RD-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(WR-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]
th(WR-DB) = $\frac{10^9}{f(BCLK) \times 2}$ - 15 [ns]

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

td(DB-WR) =
$$\frac{10^9 \times m}{f(BCLK) \times 2} - 25 \text{ [ns] (if external bus cycle is a} + b\phi, m = (b \times 2) - 1)$$

3. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

$$td(\text{AD-ALE}) = \frac{10^9 \times \text{n}}{f(\text{BCLK}) \times 2} - 20 \text{ [ns] (if external bus cycle is a} \phi + b \phi, \, n = a)$$

4. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

th(ALE-AD) =
$$\frac{10^9 \times n}{f(BCLK) \times 2} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a)$$

5. tc [ns] is added when recovery cycle is inserted.




Figure 27.2 P0 to P15 Measurement Circuit




Figure 27.3 VCC1 = VCC2 = 5 V Timing Diagram (1/4)




Figure 27.4 VCC1 = VCC2 = 5 V Timing Diagram (2/4)




Figure 27.5 VCC1 = VCC2 = 5 V Timing Diagram (3/4)




Figure 27.6 VCC1 = VCC2 = 5 V Timing Diagram (4/4)

Table 27.31 Electrical Characteristics (1/3) (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85° C, f(CPU) = 24 MHz unless otherwise

Symbol		Parameter		Measurement	Sta	ndard		Unit
Syllibol		Farameter		Condition	Min.	Тур.	Max.	Offic
VOH	Output high "H" voltage	P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P11_0 to P11_4, P12_0 to P13_0 to P13_7 ⁽¹⁾	7, P5_0 to P5_7,	IOH = -1 mA	VCC2 - 0.6		VCC2	\ \
		P6_0 to P6_7, P7_2 to P7_ P8_6, P8_7, P9_0 to P9_7, P14_0 to P14_6, P15_0 to	P10_0 to P10_7,		VCC1 - 0.6		VCC1	
		XOUT		IOH = -0.1 mA	2.7		VCC1	٧
		XCOUT	Drive capability = high	No load applied		2.5		V
			Drive capability = low	No load applied		1.6		V
VOL	Output low "L" voltage	P0_0 to P0_7, P1_0 to P1_ P3_0 to P3_7, P4_0 to P4_ P6_0 to P6_7, P7_0 to P7_ P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_4, P12_0 to P13_0 to P13_7, P14_0 to P15_0 to P15_7(1)	7, P5_0 to P5_7, 7, P8_0 to P8_4, P10_0 to P10_7, P12_7,	IOL = 1 mA			0.5	V
		XOUT		IOL = 0.1 mA			0.5	V
		XCOUT	Drive capability = high	No load applied		0		V
			Drive capability = low	No load applied		0		٧
VT+ - VT-	Hysteresis	HOLD, RDY, TA0IN to TA4 TB0IN to TB5IN, INTO to IN CTS0 to CTS6, CLK0 to CI TA0OUT to TA4OUT, NMI, RXD0 to RXD6, SCL0 to S SDA0 to SDA4, INPC1_0 t ISCLK0 to ISCLK2, ISRXD IEIN, CAN0IN, CAN1IN, C	NT8, ADTRG, LK6, , KI0 to KI3, CL4, o INPC1_7, 0 to ISRXD2,		0.2		1.0	V
		RESET			0.2		1.8	V

NOTE:

^{1.} P11 to P15 are provided in the 144-pin package only.

Table 27.32 Electrical Characteristics (2/3) (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85° C, f(CPU) = 24 MHz unless otherwise specified)

Cymbol		Parameter	Measurement	Sta	andard		Unit
Symbol		Parameter	Condition	Min.	Тур.	Max.	Unit
IIH	Input high "H" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 3 V			4.0	μА
IIL	Input low "L" current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1), XIN, RESET, CNVSS, BYTE	VI = 0V			-4.0	μА
RPULLUP	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_0 to P14_6, P15_0 to P15_7(1)	VI=0V	40	90	500	kΩ
RfXIN	Feedback resistance	XIN			3.0		ΜΩ
RfXCIN	Feedback resistance	XCIN			20.0		ΜΩ
VRAM	RAM data retention voltage	In stop mode		2.0			V

NOTE:

Table 27.33 Electrical Characteristics (3/3) (VCC1 = VCC2 = 3.3 V, VSS = 0 V, Topr = 25°C)

Symbol	Parameter		Measurement Condition ⁽¹⁾	S	tanda	rd	Unit
Symbol	Farameter		Measurement Condition(1)	Min.	Тур.	Max.	Offic
ICC	Power	Flash memory	f(CPU) = 24 MHz		23	33	mA
	supply current	version	f(CPU) = 16 MHz		17		mA
	Current		f(CPU) = 8 MHz		11		mA
			f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode		2.6		mA
			f(CPU) = 32 kHz In low-power consumption mode While flash memory is operating		430		μА
			f(CPU) = 32 kHz In low-power consumption mode While flash memory is stopped ⁽²⁾		30		μА
			Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode		45		μА
			Stop mode (while clock is stopped)		0.8	5	μА
			Stop mode (while clock is stopped) Topr = 85°C			50	μА
		Mask ROM	f(CPU) = 24 MHz		23	33	mA
		version	f(CPU) = 16 MHz		17		mA
			f(CPU) = 8 MHz		11		mA
			f(CPU) = f(Ring) In on-chip oscillator low-power consumption mode		1		mA
			f(CPU) = 32 kHz In low-power consumption mode		30		μА
			Wait mode: f(CPU) = f(Ring) After entering wait mode from on-chip oscillator low-power consumption mode		45		μА
			Stop mode (while clock is stopped)		0.8	5	μА
			Stop mode (while clock is stopped) Topr = 85°C	_		50	μА

NOTES:

- 1. In single-chip mode, leave the output pins open and connect the input pins to VSS.
- 2. Value is obtained when setting the FMSTP bit in the FMR0 register to 1 (flash memory stopped) and running the program on RAM.

Table 27.34 A/D Conversion Characteristics (VCC1 = VCC2 = AVCC = VREF = 3.0 to 3.6 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 24MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
Symbol	Falanetei	Measurement Condition	Min.	Тур.	Max.	Offic
-	Resolution	VREF = VCC1			10	Bits
INL	Integral nonlinearity error (8-bit)	VREF = VCC1 = VCC2 = 3.3 V			±2	LSB
DNL	Differential nonlinearity error (8-bit)				±1	LSB
_	Offset error (8-bit)				±2	LSB
_	Gain error (8-bit)				±2	LSB
RLADDER	Resistor ladder	VREF = VCC1	8		40	kΩ
tCONV	8-bit conversion time ⁽¹⁾⁽²⁾		4.9			μS
VREF	Reference voltage		3		VCC1	V
VIA	Analog input voltage		0		VREF	V

NOTES:

- 1. The value when ϕAD frequency is at 10 MHz. Keep ϕAD frequency at 10 MHz or lower. If f(CPU) (=fAD) is 24 MHz, divide f(CPU) by 3 to make it 8 MHz. The conversion time in this case is 6.1 µs.
- 2. Sample and hold function is not available.

Table 27.35 D/A Conversion Characteristics (VCC1 = VCC2 = VREF = 3.0 to 3.6 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 24MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
Syllibol	Farameter	Weasurement Condition	Min.	Тур.	Max.	Ullit
-	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μS
RO	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(note 1)			1.0	mA

NOTE:

1. Measurement when one D/A converter is used, and the DAi register (i = 0, 1) of the unused D/A converter is set to 00h. The current flown into the resistor ladder in the A/D converter is excluded. IVREF flows even if VCUT bit in the AD0CON1 register is set to 0 (VREF not connected)

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.36 External Clock Input

Symbol	Parameter	Stan	Unit	
Symbol	Falantete	Min.	Max.	Offic
tc	External clock input cycle time	41		ns
tw(H)	External clock input high ("H") pulse width	18		ns
tw(L)	External clock input low ("L") pulse width	18		ns
tr	External clock rise time		5	ns
tf	External clock fall time		5	ns

Table 27.37 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Stan	Standard	
	Faianielei	Min.	Max.	Unit
tc(TA)	TAilN input cycle time	100		ns
tw(TAH)	TAilN input high ("H") pulse width	40		ns
tw(TAL)	TAiIN input low ("L") pulse width	40		ns

i = 0 to 4

Table 27.38 Timer A Input (Gate Signal Input in Timer Mode)

Symbol	Parameter	Standard		Unit	
	Falanielei	Min. Max.	Offic		
tc(TA)	TAilN input cycle time	400		ns	
tw(TAH)	TAilN input high ("H") pulse width	200		ns	
tw(TAL)	TAilN input low ("L") pulse width	200		ns	

i = 0 to 4

Table 27.39 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Stan	dard	Unit
	Falanielei	Min.		Utill
tc(TA)	TAilN input cycle time	200		ns
tw(TAH)	TAilN input high ("H") pulse width	100		ns
tw(TAL)	TAilN input low ("L") pulse width	100		ns

i = 0 to 4

Table 27.40 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
Symbol	Falanielei	Min.	Max.	Offic
tw(TAH)	TAilN input high ("H") pulse width	100		ns
tw(TAL)	TAilN input low ("L") pulse width	100		ns

i = 0 to 4

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.41 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	raiametei	Min.	Min. Max.	Offic
tc(UP)	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input high ("H") pulse width	1000		ns
tw(UPL)	TAiOUT input low ("L") pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns

i = 0 to 4

Table 27.42 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
	Falanielei	Min.	Max.	Offic
tc(TA)	TAilN input cycle time	2		μS
tsu(TAIN-TAOUT)	TAiOUT input setup time	500		ns
tsu(TAOUT-TAIN)	TAilN input setup time	500		ns

i = 0 to 4

Table 27.43 Timer B Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	i arameter	Min.	Min. Max.	Offic
tc(TB)	TBilN input cycle time (counted on one edge)	100		ns
tw(TBH)	TBilN input high ("H") pulse width (counted on one edge)	40		ns
tw(TBL)	TBilN input low ("L") pulse width (counted on one edge)	40		ns
tc(TB)	TBilN input cycle time (counted on both edges)	200		ns
tw(TBH)	TBilN input high ("H") pulse width (counted on both edges)	80		ns
tw(TBL)	TBiIN input low ("L") pulse width (counted on both edges)	80		ns

i = 0 to 5

Table 27.44 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
	i arameter	Min.	Max.	Offic
tc(TB)	TBiIN input cycle time	400		ns
tw(TBH)	TBilN input high ("H") pulse width	200		ns
tw(TBL)	TBiIN input low ("L") pulse width	200		ns

i = 0 to 5

Table 27.45 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Standard	Unit
	Falanielei	Min. Max.	Offic	
tc(TB)	TBilN input cycle time	400		ns
tw(TBH)	TBilN input high ("H") pulse width	200		ns
tw(TBL)	TBilN input low ("L") pulse width	200		ns

i = 0 to 5



Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.46 A/D Trigger Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (required for trigger)	1000		ns
tw(ADL)	ADTRG input low ("L") pulse width	125		ns

Table 27.47 Serial Interface

Symbol	Parameter	Standard Min. Max.	Unit	
	i alametei		Offic	
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input high ("H") pulse width	100		ns
tw(CKL)	CLKi input low ("L") pulse width	100		ns
td(C-Q)	TXDi output delay time		80	ns
th(C-Q)	TXDi output hold time	0		ns
tsu(D-C)	RXDi input setup time	70		ns
th(C-D)	RXDi input hold time	90		ns

i = 0 to 6

Table 27.48 Intelligent I/O Communication Function (Groups 0 and 1)

Symbol	Parameter	Standard Min. Max.	Unit	
Symbol	Falanielei		Offic	
tc(CK)	ISCLKi input cycle time	600		ns
tw(CKH)	ISCLKi input high ("H") pulse width	300		ns
tw(CKL)	ISCLKi input low ("L") pulse width	300		ns
td(C-Q)	ISTXDi output delay time		100	ns
th(C-Q)	ISTXDi output hold time	0		ns
tsu(D-C)	ISRXDi input setup time	100		ns
th(C-D)	ISRXDi input hold time	100		ns

i = 0, 1

Table 27.49 Intelligent I/O Communication Function (Group 2)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(CK)	ISCLK2 input cycle time	600		ns
tw(CKH)	ISCLK2 input high ("H") pulse width	300		ns
tw(CKL)	ISCLK2 input low ("L") pulse width	300		ns
td(C-Q)	ISTXD2 output delay time		180	ns
th(C-Q)	ISTXD2 output hold time	0		ns
tsu(D-C)	ISRXD2 input setup time	150		ns
th(C-D)	ISRXD2 input hold time	100		ns

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.50 External Interrupt INTi Input (Edge Sensitive)

Symbol	Parameter	Standard		Unit
	Falanielei	Min.	Max.	
tw(INH)	INTi input high ("H") pulse width	250		ns
tw(INL)	INTi input low ("L") pulse width	250		ns

 $i = 0 \text{ to } 8^{(1)}$

NOTE:

1. INT6 to INT8 are provided in the 144-pin package only.

Timing Requirements

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.51 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Unit
Symbol	Farametei	Min.	Max.	Offic
tac1(RD-DB)	Data input access time (RD standard)		(note 1)	ns
tac1(AD-DB)	Data input access time (AD standard, CS standard)		(note 1)	ns
tac2(RD-DB)	Data input access time (RD standard, when accessing a space with the multiplexed bus)		(note 1)	ns
tac2(AD-DB)	Data input access time (AD standard, when accessing a space with the multiplexed bus)		(note 1)	ns
tsu(DB-BCLK)	Data input setup time	30		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	60		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		25	ns

NOTE:

1. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations. Insert wait states or lower the operation frequency, f(BCLK), if the calculated value is negative.

$$tac1(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) + 1)$$

$$tac1(AD-DB) = \frac{10^9 \times n}{f(BCLK)} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a + b)$$

$$tac2(RD-DB) = \frac{10^9 \times m}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = (b \times 2) - 1)$$

$$tac2(AD-DB) = \frac{10^9 \times p}{f(BCLK) \times 2} - 35 \text{ [ns] (if external bus cycle is } a\phi + b\phi, p = \{(a + b - 1) \times 2\} + 1)$$

Switching Characteristics

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Table 27.52 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space)

Symbol	Parameter	Measurement	Standard		Unit
Syllibol	Farameter	Condition	Min.	Max.	Onit
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard)(3)		0		ns
th(WR-AD)	Address output hold time (WR standard) ⁽³⁾	1	(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)	See Figure	-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard)(3)		0		ns
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽³⁾		(note 1)		ns
td(BCLK-RD)	RD signal output delay time	7 27.2		18	ns
th(BCLK-RD)	RD signal output hold time		-5		ns
td(BCLK-WR)	WR signal output delay time	- - - -		18	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(DB-WR)	Data output delay time (WR standard)		(note 2)		ns
th(WR-DB)	Data output hold time (WR standard) ⁽³⁾		(note 1)		ns
tw(WR)	WR output width		(note 2)		ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

th(WR-DB) =
$$\frac{10^9}{f(BCLK) \times 2}$$
 - 20 [ns]
th(WR-AD) = $\frac{10^9}{f(BCLK) \times 2}$ - 15 [ns]
th(WR-CS) = $\frac{10^9}{f(BCLK) \times 2}$ - 10 [ns]

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations.

$$td(DB-WR) = \frac{10^9 \times m}{f(BCLK)} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, m = b)$$

$$tw(WR) = \frac{10^9 \times n}{f(BCLK) \times 2} - 15 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = (b \times 2) - 1)$$

3. tc [ns] is added when recovery cycle is inserted.

Switching Characteristics

(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified)

Memory Expansion Mode and Microprocessor Mode (when accessing external **Table 27.53** memory space with multiplexed bus)

Symbol	Dorometer	Measurement	Standard		I lm '4
	Parameter	Condition	Min.	Max.	ns ns ns ns ns ns
td(BCLK-AD)	Address output delay time			18	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		-3		ns
th(RD-AD)	Address output hold time (RD standard) ⁽⁵⁾		(note 1)		ns
th(WR-AD)	Address output hold time (WR standard) ⁽⁵⁾		(note 1)		ns
td(BCLK-CS)	Chip-select signal output delay time			18	ns
th(BCLK-CS)	Chip-select signal output hold time (BCLK standard)		-3		ns
th(RD-CS)	Chip-select signal output hold time (RD standard) ⁽⁵⁾		(note 1)		ns
th(WR-CS)	Chip-select signal output hold time (WR standard) ⁽⁵⁾		(note 1)		ns
td(BCLK-RD)	RD signal output delay time			18	ns
th(BCLK-RD)	RD signal output hold time	See Figure 27.2	-5		ns
td(BCLK-WR)	WR signal output delay time	7 27.2		18	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(DB-WR)	Data output delay time (WR standard)		(note 2)		ns
th(WR-DB)	Data output hold time (WR standard) ⁽⁵⁾		(note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			18	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		-2		ns
td(AD-ALE)	ALE signal output delay time (address standard)		(note 3)		ns
th(ALE-AD)	ALE signal output hold time (address standard)		(note 4)		ns
tdz(RD-AD)	Address output float start time			8	ns

NOTES:

1. Values, which depend on BCLK frequency, can be obtained from the following equations.

$$th(RD-AD) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-AD) = \frac{10^9}{f(BCLK) \times 2} - 15 \text{ [ns]}$$

$$th(RD-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-CS) = \frac{10^9}{f(BCLK) \times 2} - 10 \text{ [ns]}$$

$$th(WR-DB) = \frac{10^9}{f(BCLK) \times 2} - 20 \text{ [ns]}$$

2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

td(DB-WR) =
$$\frac{10^9 \times m}{f(BCLK) \times 2} - 25 [ns] (if external bus cycle is a + b, m = (b \times 2) - 1)$$

3. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

$$td(AD-ALE) = \frac{10^9 \times n}{f(BCLK) \times 2} - 20 \text{ [ns] (if external bus cycle is } a\phi + b\phi, n = a)$$

4. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equation.

th(ALE-AD) =
$$\frac{10^9 \times n}{f(BCLK) \times 2} - 20 \text{ [ns] (if external bus cycle is a} + b\phi, n = a)$$

5. tc [ns] is added when recovery cycle is inserted.




Figure 27.7 VCC1 = VCC2 = 3.3 V Timing Diagram (1/4)




Figure 27.8 VCC1 = VCC2 = 3.3 V Timing Diagram (2/4)




Figure 27.9 VCC1 = VCC2 = 3.3 V Timing Diagram (3/4)




Figure 27.10 VCC1 = VCC2 = 3.3 V Timing Diagram (4/4)

28. Usage Notes

Power Supply 28.1

28.1.1 Power-on

At power-on, supply voltage applied to the VCC1 must meet the SVCC standard. (Technical update: TN-M16C-116-0311)

Table 28.1 Supply Voltage Power-up Slope

Symbol	Symbol Parameter	Standard			Unit
Syllibol		Min.	Тур.	Max.	O'III
SVCC	Supply voltage power-up slope (supply voltage range: 0 V to 2.0 V)	0.05			V/ms




Figure 28.1 **SVCC Timing**

28.1.2 Power Supply Ripple

Stabilize supply voltage to meet the power supply standard listed in Table 28.2.

Table 28.2 Power Supply Ripple

Symbol	Parameter		Standard			Unit
Symbol			Min.	Тур.	Max.	Offic
f(ripple)	Power supply ripple tolerable frequency (VCC1)				10	kHz
Vp-p(ripple)	Power supply ripple voltage	(VCC1 = 5 V)			0.5	V
	fluctuation range	(VCC1 = 3.3 V)			0.3	V
VCC(ΔV/ΔT)	Power supply ripple voltage	(VCC1 = 5 V)			0.3	V/ms
	fluctuation rate	(VCC1 = 3.3 V)			0.3	V/ms




Figure 28.2 Power Supply Fluctuation Timing

28.1.3 Noise

Use thick and shortest possible wiring to connect a bypass capacitor (0.1 μF or more) between VCC and VSS.

28.2 Special Function Registers (SFRs)

28.2.1 100 Pin-Package

Set addresses 03CBh, 03CEh, 03CFh, 03D2h, and 03D3h to FFh after reset when using the 100-pin package. Address 03DCh must be set to 00h after reset.

28.2.2 Register Settings

Table 28.3 lists registers containing write-only bits. Read-modify-write instructions cannot be used to set these registers. If these registers are set using a read-modify-write instruction, undefined values are read from the write-only bits in the register and written back to these bits. Table 28.4 lists read-modify-write instructions. When establishing new values by modifying previous ones, write the previous values into RAM as well as to the register. Change the contents of the RAM and then transfer the new values to the register.

Table 28.3 Registers with Write-Only Bits

Register	Address	Register	Address
WDTS register	000Eh	TA41 register	0307h to 0306h
G0TB register	00EAh	DTT register	030Ch
G0RI register	00ECh	ICTB2 register	030Dh
G1TB register	012Ah	U3BRG register	0329h
G1RI register	012Ch	U3TB register	032Bh to 032Ah
G2TB register	016Dh to 016Ch	U2BRG register	0339h
U5BRG register	01C1h	U2TB register	033Bh to 033Ah
U5TB register	01C3h to 01C2h	UDF register	0344h
U6BRG register	01C9h	TA0 register ⁽¹⁾	0347h to 0346h
U6TB register	01CBh to 01CAh	TA1 register ⁽¹⁾	0349h to 0348h
U1BRG register	02E9h	TA2 register ⁽¹⁾	034Bh to 034Ah
U1TB register	02EBh to 02EAh	TA3 register ⁽¹⁾	034Dh to 034Ch
U4BRG register	02F9h	TA4 register ⁽¹⁾	034Fh to 034Eh
U4TB register	02FBh to 02FAh	U0BRG register	0369h
TA11 register	0303h to 0302h	U0TB register	036Bh to 036Ah
TA21 register	0305h to 0304h		

NOTE:

Table 28.4 Read-Modify-Write Instructions

Function	Mnemonic
Transfer	MOVDir
Bit manipulation	BCLR, BMCnd, BNOT, BSET, BTSTC, BTSTS
Shift	ROLC, RORC, ROT, SHA, SHANC, SHL, SHLNC
Arithmetic	ABS, ADC, ADCF, ADD, ADDX, DADC, DADD, DEC, DSBB, DSUB, EXTS, INC, MUL, MULEX, MULU, NEG, SBB, SUB, SUBX
Logical	AND, NOT, OR, XOR
Jump	ADJNZ, SBJNZ

^{1.} In one-shot timer mode and pulse width modulation mode only.

28.3 Processor Mode

- When a port shares its pin with a bus control pin, such as address bus, data bus, $\overline{\text{CS}}$, or $\overline{\text{RD}}$, set its corresponding Port Pi Register (i = 0 to 15) and Port Pi Direction Register after entering single-chip mode. (Technical update: TN-M16C-49-0004)
- Rewriting bits PM01 and PM00 in the PM0 register places the MCU in the corresponding processor mode regardless of CNVSS input level. When setting bits PM01 and PM00 to 01b (memory expansion mode) or 11b (microprocessor mode), do not set simultaneously with bits PM07 to PM02. First, set bits PM02, PM05 and PM04, and PM07 in the PM0 register, and also set bits PM11 and PM10, PM15 and PM14 in the PM1 register. Then, set bits PM01 and PM00.
- When the MCU starts up in microprocessor mode, the internal ROM cannot be accessed.

28.4 Bus

28.4.1 HOLD Input

If the \overline{HOLD} input is used, set bits PD4_0 to PD4_7 in the PD4 register and bits PD5_0 to PD5_2 in the PD5 register to 0 (input mode) prior to setting bits PM01 and PM00 in the PM0 register to 01b (memory expansion mode) or to 11b (microprocessor mode) to switch from single-chip mode to memory expansion mode or microprocessor mode.

(Technical update: TN-M16C-59-0008)

28.5 Clock Generation Circuits

28.5.1 Main Clock

- When the CPU operating frequency is required 24 MHz or higher, make an oscillator connected to the main clock circuit (XIN-XOUT), or a clock applied to the XIN pin have 24 MHz or lower frequency, and then multiply the main clock with the PLL frequency synthesizer. By using this procedure, a better EMC (Electromagnetic Compatibility) performance can be achieved than connecting a 24 MHz or higher frequency oscillator or using 24 MHz or higher input clock applied to the XIN pin.
- If the main clock is selected as the CPU clock while an external clock is applied to the XIN pin, do not stop the external clock.

(Technical update: TN-M16C-109-0309)

• When a clock applied to the XIN pin is used for the CPU clock, do not set the CM05 bit in the CM0 register to 1 (stopped).

28.5.2 **Sub Clock**

28.5.2.1 To Oscillate Sub Clock

To oscillate the sub clock, set the CM07 bit in the CM0 register to 0 (clock other than the sub clock) and the CM03 bit to 1 (XCIN-XOUT drive capability = high). Then, set the CM04 bit in the CM0 register to 1 (XCIN-XCOUT oscillation function). Once the sub clock becomes stabilized, set the CM03 bit to 0 (XCIN-XOUT drive capability = low).

After the above procedure, the sub clock can be used as the CPU clock, or the count source for timer A and timer B.

(Technical update: TN-16C-119A/EA)

28.5.2.2 Oscillation Parameter Matching

If an oscillation circuit constant matching for the sub clock oscillation circuit has only been evaluated with the drive capability = high, the constant matching for drive capability = low must also be evaluated.

Contact your oscillator manufacturer for details on the oscillation circuit constant matching.

28.5.3 Clock Dividing Ratio

To change bits MCD4 to MCD0, set the PM12 bit in the PM1 register to 0 (no wait state).

28.5.4 Power Consumption Control

Stabilize the main clock, sub clock, or PLL clock prior to switching the clock source for the CPU clock to one of these clocks.

28.5.4.1 Wait Mode

- When entering wait mode with setting the CM02 bit in the CM0 register to 1 (peripheral clocks stop in wait mode), set bits MCD4 to MCD0 in the MCD register for CPU clock frequency to be 10-MHz or lower after dividing the main clock.
- When entering wait mode, the instructions following the WAIT instruction are stored into the instruction queue, and the program stops. Insert at least 4 NOP instructions after the WAIT instruction.
- To enter wait mode, execute the WAIT instruction while a high-level ("H") signal is applied to the $\overline{\text{NMI}}$ pin.

28.5.4.2 Stop Mode

- The MCU cannot enter stop mode if a low-level ("L") signal is applied to the NMI pin. Apply an "H" signal to enter stop mode.
- To exit stop mode by reset, apply an "L" signal to RESET pin until a main clock oscillation stabilizes.
- If using the $\overline{\text{NMI}}$ interrupt to exit stop mode, use the following procedure to set the CM10 bit in the CM1 register to 1 (all clocks stopped).

(Technical update: TN-16C-127A/EA)

- (1) Exit stop mode using the \overline{NMI} interrupt.
- (2) Generate a dummy interrupt.
- (3) Set the CM10 bit to 1 (all clocks stopped).

```
e.g., int #63 ; dummy interrupt bset CM1 ; all clocks stopped

/*dummy interrupt routine*/
dummy
reit
```

• When entering stop mode, the instructions following CM10 = 1 instruction are stored into the instruction queue, and the program stops. When stop mode is exited, the instruction lined in the queue is executed before the exit interrupt routine is handled. Insert a jmp.b instruction as follows after the instruction to set the CM10 bit to 1.

(Technical update: TN-16C-124A/EA)

```
fset I
                              ; I flag is set to 1
        bset 0, cm1
                              ; all clocks stopped (stop mode)
        jmp.b LABEL_001
                              ; jmp.b instruction executed (no instruction between jmp.b and LABEL.)
LABEL_001:
        nop
                              ; nop(1)
        nop
                              ; nop(2)
        nop
                              ; nop(3)
        nop
                              ; nop(4)
        mov.b #0, prcr
                              ; protection set
```

.

28.5.4.3 Suggestions to Reduce Power Consumption

The followings are suggestions to reduce power consumption when programming or designing systems.

Ports:

• Through current may flow into floating input pins. Set unassigned pins to input mode and connect them to VSS via a resistor (pull down), or set unassigned pins to output mode and leave them open.

A/D converter:

• When the A/D conversion is not performed, set the VCUT bit in the AD0CON1 register to 0 (VREF not connected). When the A/D conversion is performed, set the VCUT bit to 1 (VREF connection) and wait 1 µs or more to start the A/D conversion.

D/A converter:

• When the D/A conversion is not performed, set the DAiE bit (i = 0, 1) in the DACON register to 0 (output disabled) and registers DACON1 and DAi to 00h.

Peripheral function clock stop:

- When entering wait mode from main clock mode, on-chip oscillator mode, or on-chip oscillator low-power consumption mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop peripheral function clock source (fPFC). However, fC32 does not stop by setting the CM02 bit to 1.
- In low-speed mode, do not set the CM02 bit to 1 (peripheral clock stops in wait mode) when entering wait mode.

(Technical update: TN-M16C-69-0104)

28.6 Protection

The PRC2 bit in the PRCR register becomes 0 (write disable) by a write to the SFR area after the PRC2 bit is set to 1 (write enable). Set a register protected by the PRC2 bit immediately after the PRC2 bit is set to 1. Do not generate an interrupt or a DMA or DMACII transfer between these two instructions.

28.7 Interrupts

28.7.1 ISP Setting

After reset, ISP is initialized to 000000h. The program may go out of control if an interrupt is acknowledged before setting a value to ISP. Therefore, ISP must be set before any interrupt request is acknowledged. Setting ISP to an even address allows interrupt sequences to be executed at a higher speed.

To use the $\overline{\text{NMI}}$ interrupt, set ISP at the very beginning of the program. The $\overline{\text{NMI}}$ interrupt can be acknowledged after the first instruction has been executed after reset.

28.7.2 NMI Interrupt

- The $\overline{\text{NMI}}$ interrupt cannot be disabled. Connect the $\overline{\text{NMI}}$ pin to VCC1 via a resistor (pull-up) when not in use.
- The P8_5 bit in the P8 register indicates the voltage level applied to the NMI pin. Read the P8_5 bit only to determine the pin level after the NMI interrupt occurs.


28.7.3 INT Interrupt

• Edge Sensitive

Each "H" or "L" width of the signal applied to pins $\overline{INT0}$ to $\overline{INT8}$ must be 250 ns or more regardless of the CPU clock frequency.

- Level Sensitive
 - Each "H" or "L" width of the signal applied to pins $\overline{\text{INT0}}$ to $\overline{\text{INT5}}$ must be one CPU clock cycle + 200 ns or more. For example, each "H" or "L" width must be 234 ns or more if the CPU clock is 30 MHz.
- The IR bit in the INTiIC register (i = 0 to 5) may become 1 (interrupt requested) when the polarity settings of pins $\overline{INT0}$ to $\overline{INT5}$ are changed. Set the IR bit to 0 (interrupt not requested) after the polarity setting is changed.


Figure 28.3 shows a procedure to set the \overline{INTi} interrupt source (i = 0 to 5).



Procedure to set the \overline{INTi} Interrupt Source (i = 0 to 5) Figure 28.3

• The INTiR bit (i = 6 to 8) in the IIOjIR register (j = 9 to 11) may become 1 (interrupt requested) when the polarity settings of pins INT6 to INT8 are changed. Set the INTiR bit to 0 (interrupt not requested) after the polarity setting is changed.

Figure 28.4 shows an example of the switching procedure for an $\overline{\text{INTi}}$ interrupt source. (i = 6 to 8)



Switching Procedure for INTi (i = 6 to 8) Interrupt Source Figure 28.4

Changing Interrupt Control Register 28.7.4

To change the Interrupt Control Register while an interrupt request is disabled, use the following instructions.

Changing IR bit:

The IR bit may not be changed to 0 (interrupt not requested) by writing, depending on which instruction is used. If this causes a problem, use MOV instruction to change the register. (Technical update: TN-M16C-85-0204)

Changing any bits other than IR bit:

If an interrupt request is generated while writing to the corresponding Interrupt Control Register with instructions such as MOV, the IR bit may not become 1 (interrupt requested) and the interrupt is not acknowledged. If this causes a problem, use the following instructions to write to the register: AND, OR, BCLR, BSET

28.7.5 Changing IIOiIR Register (i = 0 to 11)

• Interrupt request flag

An interrupt request flag becomes 1 (interrupt requested) when an interrupt request is generated. This flag does not automatically become 0 when the interrupt request is acknowledged. Use AND or BCLR instruction to set it to 0 (interrupt not requested) in the interrupt routine. If any of these flags remains 1, the IR bit in the IIOiIC (CANjIC (j = 0 to 5)) register does not become 1 when an interrupt request is generated in the same register. (Interrupt does not occur.)

If an interrupt request is generated while writing a 0 to the corresponding interrupt request flag, the flag may not be cleared to 0. In this case, keep writing a 0 until 0 is read.

Changing RLVL Register 28.7.6

The DMAII bit in the RLVL register is undefined after reset. To use interrupt priority level 7 for an interrupt, set it to 0 before setting the Interrupt Control Register.



Page 567 of 587

28.8 DMAC

- Set the DMAC-associated registers while bits MDi1 and MDi0 (i = 0 to 3) in the channel i are set to 00b (DMA disabled). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure, which enables the DMA request of the channel i to be acknowledged.
- Write a 1 (requested) to the DRQ bit when setting the DMiSL register.

 In the M32C/80 Series, if a DMA request is generated but a receiving channel is not ready⁽¹⁾, a DMA transfer does not occur and the DRQ bit becomes 0.

NOTE:

- 1. Bits MDi1 and MDi0 are set to 00b or the DCTi register is 0000h (transferred 0 time).
- To start a DMA transfer using a software trigger, set bits DSR and DRQ in the DMiSL register to 1 simultaneously.

e.g.,

OR.B #0A0h, DMiSL ; set bits DSR and DRQ to 1 simultaneously

- While the DCTi register in the channel i is set to 1, do not generate a DMA request in the channel i in the timing that bits MDi1 and MDi0 in the DMDj register (j = 0, 1) corresponding to the channel i are set to 01b (single transfer) or 11b (repeat transfer). (Technical update: TN-M16C-88-0209)
- Select a peripheral function used as a DMA request source after setting the DMA-associated registers. When the INT interrupt is selected as a DMA request source, do not set the DCTi register to 1.
- Wait six CPU clock cycles or more by a program to enable DMA after setting the DMiSL register⁽²⁾.

NOTE:

2. To enable DMA means changing bits MDi1 and MDi0 in the DMDj register from 00b (DMA disabled) to 01b (single transfer) or 11b (repeat transfer).

28.9 Timers

28.9.1 Timer A, Timer B

Timers are stopped after reset. Set the TAiS (i = 0 to 4) or TBjS (j = 0 to 5) bit in the TABSR or TBSR register to 1 (count starts) after setting timer operating mode, count source, and counter value.

Change the following registers and bits while the corresponding timer is stopped (the TAiS or TBjS bit is set to 0 (count stops)).

- Registers TAiMR and TBjMR
- UDF register
- Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- TRGSR register

28.9.2 Timer A

28.9.2.1 Timer A (Timer Mode)

- The TAiS bit (i = 0 to 4) in the TABSR register is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The TAi register indicates a counter value while counting at any given time. However, FFFFh can be read in the reload timing. When the TAi register is set while a counter is stopped, the setting value can be read until a counter is started.

28.9.2.2 Timer A (Event Counter Mode)

- The TAiS bit (i = 0 to 4) is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The TAi register indicates a counter value while counting at any given time. In the reload timing, however, FFFFh can be read if the timer underflows, or 0000h if the timer overflows. When the TAi register is set while the counter is stopped, the setting value can be read until a counter is started.

28.9.2.3 Timer A (One-Shot Timer Mode)

- The TAiS bit (i = 0 to 4) in the TABSR register is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The following occurs when the TAiS bit in the TABSR register is set to 0 (count stops) while counting.
 - The counter stops counting and the contents of the reload register is reloaded.
 - The TAiOUT pin outputs a low-level ("L") signal.
 - The IR bit in the TAilC register becomes 1 (interrupt requested) after one CPU clock cycle.
- One-shot timer is operated by an internal count source. When an external trigger is selected, a maximum of one count source clock delay occurs between the trigger input to the TAiIN pin and the one-shot timer output.
- The IR bit becomes 1 when one of the following procedures are used to set timer operating mode.
 - When selecting one-shot timer mode after reset.
 - When switching from timer mode to one-shot timer mode.
 - When switching from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (IR bit), set the IR bit to 0 after one of the above setting has done.

- When a retrigger occurs while counting, the contents of the reload register is reloaded after the counter decrements by one, and continues counting.
- To generate a retrigger while counting, wait 1 count source clock cycle or more after the last trigger generation.
- When an external trigger input is used to start counting in timer A one-shot timer mode, do not provide an external retrigger input for 300 ns before a timer A counter value reaches 0000h. The external retrigger may be ignored.

(Technical update: TN-16C-125A/EA)

28.9.2.4 Timer A (Pulse Width Modulation Mode)

- The TAiS bit (i = 0 to 4) in the TABSR register is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after selecting timer operating mode and setting the TAi register.
- The IR bit becomes 1 when one of the following procedures are used to set timer operating mode.
 - When selecting PWM mode after reset.
 - When switching from timer mode to PWM mode.
 - When switching from event counter mode to PWM mode.

To use the timer Ai interrupt (IR bit), set the IR bit to 0 after one of the above setting has done.

- The following occurs when the TAiS bit is set to 0 (count stops) while PWM pulse is output.
 - The counter stops.
 - If the TAiOUT pin outputs a high-level ("H") signal, the signal changes to "L" and the IR bit becomes 1.
 - If the TAiOUT pin outputs an "L" signal, its output signal and the IR bit remains unchanged.



Page 570 of 587

28.9.3 Timer B

28.9.3.1 Timer B (Timer Mode, Event Counter Mode)

- The TBiS bit (i = 0 to 5) in the TABSR or TBSR register is set to 0 (count stops) after reset. Set the TBiS bit to 1 (count starts) after selecting timer operating mode and setting the TBi register. Bits TB2S to TB0S are bits 7 to 5 in the TABSR register. Bits TB5S to TB3S are bits 7 to 5 in the TBSR register.
- The TBi register indicates a counter value while counting at any given time. However, FFFFh can be read in the reload timing. When the TBi register is set while a counter is stopped, the setting value can be read until a counter is started.

28.9.3.2 Timer B (Pulse Period/Pulse Width Measurement Mode)

- To set the MR3 bit to 0 (no overflow has occurred), wait for one or more count source cycles to write to the TBiMR register after the MR3 bit becomes 1, while the TBiS bit is set to 1. (Technical update: TN-M16C-75-0110)
- Use the IR bit in the TBiIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt routine.
- When the first valid edge is input after the count starts, an undefined value is transferred to the reload register. At this time, the timer Bi interrupt request is not generated.
- The counter value is undefined when the count starts. Therefore, the MR3 bit may become 1 (overflow) and causes a timer Bi interrupt request to be generated before a valid edge is input.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the TBiMR register after the count starts. If the same value is written to bits MR1 and MR0, the IR bit is not changed.
- Pulse width is repeatedly measured in pulse width measurement mode. Determine by a program whether the measurement result is high ("H") or low ("L").
- If an overflow and a valid edge input occur simultaneously in pulse period measurement mode, an interrupt request is generated only once, which results in the valid edge not being recognized. Do not let an overflow occur.
- In pulse width measurement mode, determine whether an interrupt source is a valid edge input or an overflow by reading the port level in the TBi interrupt routine.

28.10 Three-Phase Motor Control Timer Function

• Do not write to the TAi or the TAi1 register (i = 1, 2, 4) in the timing that timer B2 underflows. If there is a possibility to write in this timing, read the value of the timer B2 register to verify that there is a sufficient time until timer B2 underflows, and then write to the TAi1 register immediately. (Technical update: TN-M16C-86-0205)

28.11 Serial Interfaces

28.11.1 Changing UiBRG Register (i = 0 to 6)

Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When bits CLK1 and CLK0 are changed, set the UiBRG register again.

28.11.2 Clock Synchronous Mode

28.11.2.1 Selecting External Clock

If an external clock is selected, meet the following conditions while the external clock is held "H" when the CKPOL bit in the UiC0 register (i = 0 to 6) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held "L" when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock)

- Set the TE bit in the UiC1 register to 1 (transmit operation enabled).
- Set the RE bit in the UiC1 register to 1 (receive operation enabled).
- The TI bit in the UiC1 register is 0 (data in the UiTB register).

The RE bit setting is not required for a transmit-only operation.

28.11.2.2 Receive Operation

- In clock synchronous mode, the serial clock is controlled by the transmit control circuit. Set the UARTiassociated registers for a transmit operation as well, even if the MCU is used only for receive operation. Dummy data is output from the TXDi pin while receiving if the TXDi pin is set to output mode.
- If data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. And the OER bit in the UiRB register becomes 1 (overrun error). In this case, a read from the UiRB register returns undefined values. If an overrun error occurs, the IR bit in the SmRIC register (m = 0 to 4), the U5RR in the IIO0IR register, or U6RR bit in the IIO9IR register is not changed to 1.
- The following two conditions must be satisfied to use continuous receive mode (UiRRM bit is set to 1).
 - (1) The CKDIR bit in the UiMR register is set to 1 (external clock).
 - (2) The RTS function is not used.

To receive data continuously under the other conditions, set the UiRRM bit to 0 (continuous receive mode disabled), and write dummy data to the UiTB register every time a receive operation is completed.

28.11.3 UART Mode

Set the UmERE bit in the UmC1 register after setting the UmMR register.

28.11.4 Special Mode 1 (I²C Mode)

To generate the start condition, stop condition, or restart condition, set the STSPSEL bit in the UmSMR4 register to 0. Then, wait for a half clock cycle of the serial clock or more to change individual condition generation bit (the STAREQ bit, STPREQ bit, or RSTAREQ bit) from 0 to 1.

(Technical update: TN-16C-130A/EA)

28.12 A/D Converter

- Set the ADST bit to 1 (A/D conversion starts) after setting registers AD0CON0 (ADST bit excluded), AD0CON1, AD0CON2, AD0CON3, and AD0CON4.
- When the VCUT bit in the AD0CON1 register is changed from 0 (VREF not connected) to 1 (VREF connected), wait for 1 µs or more to start A/D conversion. Set the VCUT bit to 0 when A/D conversion is not used to reduce current consumption.
- •To prevent latch-up and malfunction due to noise and also to minimize a conversion error, insert a capacitor between the AVSS pin and each of the following pins: the AVCC pin, VREF pin, or analog input pin ANi_i (i = none, 0, 2, 15; j = 0 to 7). Insert a capacitor between the VCC pin and the VSS pin as well. Figure 28.5 shows an example of individual pin handling.




Figure 28.5 **Individual Pin Handling**

- Set the port direction bit in the PDk register (k = 0 to 15), which corresponds to a pin used as an analog input pin, to 0 (input mode). Also, set the port direction bit in the PDk register corresponding to the ADTRG pin, to 0 (input mode.)
- When the key input interrupt is used, do not select pins P10_4 to P10_7 (AN_4 to AN_7) as analog input pins.
- \$\phiAD\$ frequency must be 16 MHz or lower when VCC1 = 4.2 V to 5.5 V, or 10 MHz or lower when VCC1 = 3.0 V to 5.5 V. When the sample and hold is not activated, ϕ AD frequency must be 250 kHz or higher. When the sample and hold is activated, \$\phi AD\$ frequency must be 1 MHz or higher.
- When A/D operating mode is changed, set bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register again to select analog input pins.
- The voltage applied to AN 0 to AN 7, AN15 0 to AN15 7, ANEX0, and ANEX1 must be VCC1 or below. The voltage applied to AN0_0 to AN0_7, and AN2_0 to AN2_7 must be VCC2 or below.

- If an A/D conversion in progress is forcibly aborted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion stops), the A/D conversion result will be incorrect. The AD0i register which is not performing A/D conversion may also be incorrect. If the ADST bit is set to 0 during A/D conversion, do not use values obtained from any of AD0i registers.
- External triggers cannot be used in DMAC operating mode. Do not read the AD00 register using instructions.
- To abort an A/D conversion in progress by setting the ADST bit in the AD0CON0 register to 0 in single sweep mode, disable interrupts before setting the ADST bit to 0. (Technical update: TN-16C-132A/EA)

28.13 Intelligent I/O

28.13.1 Register Setting

• Each value written to the following registers is reflected in synchronization with the count source (fBTi) (i = 1, 2) set using bits BCK1 and BCK0 in the GiBR0 register. Set bits BCK1 and BCK0 before setting these registers.

Group 1:

G1BT, G1BCR1, G1TMCR0 to G1TMCR7, G1TPR6, G1TPR7, G1TM0 to G1TM7, G1POCR0 to G1POCR7, G1PO0 to G1PO7, G1FS, G1FE

Group 2:

G2BT, G2BCR1, G2POCR0 to G2POCR7, G2PO0 to G2PO7, G2FS, G2RTP, BTSR

- When interrupts are used in time measurement function and waveform generation function, use the following procedure. (Refer to a flowchart of register settings for each function.)
 - (1) Configure for time measurement function or waveform generation function
 - (2) Set the IFEj bit (j = 0 to 7) in the GiFE register to 1
 - (3) Wait 2 fBTi clock cycles or more
 - (4) Set for the intelligent I/O interrupt
- Each value written to the following registers is reflected in synchronization with the serial clock. Wait for one clock cycle of the serial clock or more after selecting the serial clock, and then set these registers.

Group 0 and 1:

GmMR (m = 0, 1), GmCR, GmEMR, GmETC, GmERC, GmIRF, GmTB (GmDR), GmCMP0 to GmCMP3, GmMSK0 to GmMSK1, GmTCRC, GmRCRC, GmRB, GmRI, GmTO Group 2:

G2TB, G2RB, G2MR, G2CR, IECR, IEAR, IETIF, IERIF

• If the IVL or INV bit in the GiPOCRj register is written while outputting waveform, the value written takes effect immediately on the output waveform.

28.14 CAN

Use the following procedures to abort a remote frame transmit operation or to cancel a remote frame receive operation. (Technical update: TN-16C-126A/EA)




Figure 28.6 Procedure to Abort a Remote Frame Transmit Operation




Figure 28.7 Procedure to Cancel a Remote Frame Receive Operation

28.15 Programmable I/O Ports

• Pins P7_2 to P7_5, P8_0, and P8_1 have the forced cutoff function of the three-phase PWM output. When these ports are set in output mode (port output, timer output, three-phase PWM output, serial interface output, intelligent I/O output, RTP output), they are affected by the three-phase motor control timer function and the NMI pin setting. Table 28.5 shows the INVC0 register setting, NMI pin input level, and output pin states.

Table 28.5 INVC0 Register Setting, NMI Pin Level, and Output Pin Status

Setting Value of the	ne INVC0 Register	NMI Pin	Pin States of P7_2 to P7_5, P8_0, P8_1		
INV02 Bit	INV03 Bit	Input Level	(when set in output mode)		
0 (three-phase motor control timer function not used)	-	_	Output functions selected using registers PS1, PSL1, PSC, PS2, and PSL2		
	0 (three-phase motor control timer output disabled)	_	High-impedance states		
(three-phase motor control timer function used)	. 1		Output functions selected using registers PS1, PSL1, PSC, PS2, and PSL2		
ameriansasi assa)	(three-phase motor control timer output enabled) ⁽¹⁾	L (forcibly terminated)	High-impedance states		

^{-:} Not affected by the bit setting nor the pin state NOTE:

- 1. The INV03 bit becomes 0 after a low-level ("L") signal is applied to the NMI pin.
- The availability of the pull-up resistors is undefined until the internal power voltage stabilizes even if the \overline{RESET} pin is held "L".
- The input threshold level varies between the input to the port and input to the peripheral functions. If the port function and peripheral function share the same pin, the level verified by the peripheral function and the level obtained by reading the Port Pi register (i = 0 to 15) may vary during the process when the voltage applied to the pin changes from "H" to "L" or from "L" to "H". (Technical update: TN-M16C-102-0309)

28.16 Flash Memory

28.16.1 Operating Speed

Prior to entering CPU rewrite mode (EW0, EW1 mode), set the CPU clock frequency to 10 MHz or lower using bits MCD4 to MCD0 in the MCD register, and also set the PM12 bit in the PM1 register to 1 (1 wait state).

28.16.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the flash memory is accessed by executing these instructions: UND, INTO, JMPS, JSRS, and BRK instructions.

28.16.3 Interrupts (EW0 Mode)

- To use peripheral function interrupts, place interrupt routine programs and the relocatable vector table in the RAM area.
- When an interrupt request is generated by the $\overline{\text{NMI}}$, watchdog timer, Vdet4 detection function, or oscillation stop detection function, registers FMR0 and FMR1 are forcibly initialized and the erase or program operation in progress is aborted. Now that the flash memory can be accessed, the interrupt routine will be executed.
- The address match interrupt is not available because the flash memory is accessed to process this interrupt.

28.16.4 Interrupts (EW1 Mode)

- When an interrupt request is generated by the peripheral function or watchdog timer (when the PM22 bit in the PM2 register is set to 0) during the erase or program operation, the interrupt is acknowledged after the erase or program operation is completed.
- When an interrupt request is generated by the $\overline{\text{NMI}}$, watchdog timer (when the PM22 bit is set to 1), Vdet4 detection function, or oscillation stop detection function, registers FMR0 and FMR1 are forcibly initialized and the erase or program operation in progress is aborted. Now that the flash memory can be accessed, the interrupt routine will be executed.

28.16.5 How to Access

To set the FMR01 or FMR02 bit in the FMR0 register, or the FMR11 bit in the FMR1 register to 1, write a 1 immediately after writing a 0 to the bit. Write to the FMR0 or FMR1 register in 8-bit units. Do not generate an interrupt or a DMA or DMACII transfer between these two settings. Also, set these bits while a high-level ("H") signal is applied to the $\overline{\text{NMI}}$ pin.

To change the FMR01 bit from 1 to 0, enter read array mode first, and then write into address 0057h in 16-bit units. Set the eight high-order bits to 00h.

28.16.6 Rewriting User ROM Area (EW0 Mode)

If the supply voltage drops while rewriting the block where a rewrite control program is stored, it may not be possible to rewrite the flash memory again, because the rewrite control program is not rewritten successfully. If this happens, use standard serial I/O mode to rewrite the block.

28.16.7 Rewriting User ROM Area (EW1 Mode)

Do not rewrite a block where the rewrite control program is stored.



28.16.8 Boot Mode

When starting up in boot mode, input pins may not be placed in high-impedance states until the internal supply voltage stabilizes. Use the following procedure to power up in boot mode.

- (1) Input an "L" signal to the RESET pin and CNVSS pin
- (2) Wait for *td(P-R)* (internal power supply stabilization time) or more after the voltage applied to the VCC1 pin rises above 3.0 V
- (3) Input an "L" (pull-down) to the P6 5 or an "H" (pull-up) to the P6 7
- (4) Input an "L" (pull-down) to the \overline{EPM} (P5_5) and an "H" (pull-up) to the \overline{CE} (P5_0)
- (5) Input an "H" to the CNVSS pin
- (6) Input an "H" to the RESET pin (out of reset)

28.16.9 Writing Command and Data

Write command codes and data to even addresses in the user ROM area.

28.16.10 Block Erase

If an erase operation in progress is aborted due to such as the NMI interrupt, hardware reset, or supply voltage drop, the lock bit of the block which has been erased may become 0 (locked). To erase the same block again, set the FMR02 bit in the FMR0 register to 1 (lock bit disabled) and then execute the block erase command.

28.16.11 Wait Mode

To enter wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then execute the WAIT instruction.

28.16.12 Stop Mode

To enter stop mode, use the following procedure:

- Set the FMR01 bit to 0 (CPU rewrite mode disabled) before setting the CM10 bit to 1 (stop mode).
- Execute the JMP.B instruction right after the instruction to set the CM10 bit to 1 (stop mode).

```
e.g., BSET 0, CM1 ; Stop mode JMP.B L1 L1: Program after exiting stop mode
```

28.16.13 Low-Power Consumption Mode and On-Chip Oscillator Low-Power Consumption Mode


When the CM05 bit in the CM0 register is set to 1 (main clock stopped), do not execute the following commands:


- Program command
- Block erase command
- Lock bit program command
- Read lock bit status command


28.17 Difference Between Flash Memory Version and Mask ROM Version

Due to differences in internal ROM type and the layout pattern, flash memory version and mask ROM version may vary in characteristic values, performance margin, noise endurance, noise radiation, and so on, within a range provided in the chapter, Electrical Characteristics. When switching to mask ROM version, perform system evaluation tests equal to those held on the flash memory version.

Appendix 1. Package Dimensions







Index

[A]		C0SLOT0 5	445
AD00 to AD07	299	C0SLOT0_6 to C0SLOT0_13	
AD0CON0		C0SLOT1 0	
AD0CON1		C0SLOT1 1	
AD0CON2		C0SLOT1 14	
AD0CON3		C0SLOT1_15	
AD0CON4		C0SLOT1 2	
AIER		C0SLOT1 3	
AILN	121	C0SLOT1 4	
		C0SLOT1_4	
[B]		C0SLOT1_6 to C0SLOT1_13	
BTSR	225	COSLPR	
B15K	335	COSSCTLR	
		COSSSTR	
101		COSTR	
[C]		COTEC	_
COAFS		COTSR	
C0BRP			
COCONR		C1AFS	
COCTLR0		C1BRP	
C0CTLR1		C1CONR	
C0EFR		C1CTLR0	
C0EIMKR	422	C1CTLR1	
C0EISTR	423	C1EFR	
C0GMR0	432	C1EIMKR	
C0GMR1	433	C1EISTR	
C0GMR2	434	C1GMR0	
C0GMR3	435	C1GMR1	
C0GMR4	436	C1GMR2	
C0IDR	413	C1GMR3	
C0LMAR0	432	C1GMR4	436
C0LMAR1	433	C1IDR	_
C0LMAR2	434	C1LMAR0	
C0LMAR3	435	C1LMAR1	
C0LMAR4	436	C1LMAR2	434
C0LMBR0	432	C1LMAR3	
C0LMBR1	433	C1LMAR4	436
C0LMBR2	434	C1LMBR0	432
C0LMBR3	435	C1LMBR1	433
C0LMBR4	436	C1LMBR2	434
COMCTL0 to COMCTL15	438	C1LMBR3	435
C0MDR	426	C1LMBR4	436
C0REC	418	C1MCTL0 to C1MCTL15	438
C0SBS		C1MDR	426
COSIMKR		C1REC	418
COSISTR		C1SBS	442
C0SLOT0_0		C1SIMKR	421
C0SLOT0_1		C1SISTR	419
C0SLOT0_1		C1SLOT0_0	
C0SLOT0_14		C1SLOT0_1	
C0SLOT0_13		C1SLOT0 14	
COSLOTO_2		C1SLOT0_15	
C0SLOT0_3		C1SLOT0 2	
000L010_ -			

C1SLOT0 3	444	FMR1	500
C1SLOT0_4			
C1SLOT0 5			
C1SLOT0_6 to C1SLOT1_13		[G]	
C1SLOT1 0		G0CMP0 to G0CMP3	376
C1SLOT1 1		G0CR	
C1SLOT1 14		G0DR	
C1SLOT1_15		G0EMR	
C1SLOT1 2		G0ERC	
C1SLOT1 3		G0ETC	
C1SLOT1_4		G0IRF	
C1SLOT1 5		G0MR	
C1SLOT1_6 to C1SLOT1_13		G0MSK0	
C1SLPR		G0MSK1	
C1SSCTLR		G0RB	
C1SSSTR		GORCRC	
C1STR		GORI	
C1TEC	-	G0TB	
C1TSR		G0TCRC	
CCS		G0TO	
CM082		G1BCR0	
CM1	•	G1BCR1	
CM2		G1BT	
CPSRF		G1CMP0 to G1CMP3	
CRCD		G1CR	
CRCIN		G1DR	
01011	010	G1EMR	
		G1ERC	
[D]		G1ETC	
D4INT	53	G1FE	
DA0		G1FS	
DA1	-	G1IRF	
DACON		G1MR	
DACON1		G1MSK0	_
DCT0 to DCT3		G1MSK1	
DM0SL to DM3SL		G1P00 to G1P07	
DMA0 to DMA3		G1POCR0 to G1POCR7	
DMD0		G1RB	
DMD1		G1RCRC	
DRA0 to DRA3		G1RI	
DRC0 to DRC3		G1TB	
DS		G1TCRC	
DSA0 to DSA3		G1TM0 to G1TM7	
DTT		G1TMCR0 to G1TMCR7	
	•	G1TO	
		G1TPR6	
[E]		G1TPR7	
EWCR0 to EWCR3	69	G2BCR0	
	00	G2BCR1	
		G2BT	
[F]		G2CR	
FMR0	498	G2FE	
		~-· =	UUT

G2MR	394	PS4	470
G2PO0 to G2PO7	333	PS5	470
G2POCR0 to G2POCR7	332	PS6	471
G2RB	393	PS7	471
G2RTP	334	PS8	472
G2TB		PS9	
		PSC	
		PSC2	
[1]		PSC3	
ICTB2	203	PSC6	
IDB0		PSD1	
IDB1		PSD2	
IEAR			
		PSE1	
IECR		PSE2	
IERIF		PSL0	
IETIF		PSL1	
IFSR		PSL2	
IFSRA		PSL3	
IIO0IE to IIO11IE		PSL5	
IIO0IR to IIO11IR		PSL6	
Interrupt Control Register (1)		PSL7	
Interrupt Control Register (2)		PSL9	
INVC0		PUR0	
INVC1	199	PUR1	481
IPS	485	PUR2	482
IPSA	486	PUR3	483
IPSB	486	PUR4	484
IRCON	270		
		[R]	
[M]		RLVL	•
MCD	84	RMAD0 to RMAD7	
		ROMCP	496
		RTP0R to RTP3R	459
[0]			
ONSF	171		
		[T]	
		TA0MR to TA4MR 163, 16	4, 165, 166
[P]		TA0 to TA4	167
P0 to P15	467	TA1, TA2, TA4, TA11, TA21, TA41	205
PCR	485	TA1MR, TA2MR, TA4MR	201
PD0 to PD15	466	TABSR17	0, 189, 206
PLC0	86	TB0MR to TB5MR18	5, 186, 187
PLC1	86	TB0 to TB5	188
PM0		TB2	204
PM1		TB2MR	
PM2		TB2SC	
PRCR		TBSR	
PS0		TCSPR	
PS1		TRGSR	
PS2		11.001	100, 202
PS3	409 460		

[U]	
U0BRG to U4BRG	. 222
U0C0 to U4C0	
U0C1 to U4C1	. 222
U0MR to U4MR	. 216
U0RB to U4RB	. 224
U0SMR2 to U4SMR2	. 218
U0SMR3 to U4SMR3	. 219
U0SMR4 to U4SMR4	. 220
U0SMR to U4SMR	. 217
U0TB to U4TB	. 224
U56CON	
U56IS	
U5BRG	
U5C0	
U5C1	
U5MR	
U5RB	
U5TB	
U6BRG	
U6C0	
U6C1	
U6MR	
U6RB	
U6TB	
UDF	. 168
F. \ / T	
[V]	
VCR1	
VCR2	52
[\\	
[W]	
	, 137
WDTS	. 137
[V]	
[X]	040
XOR to X15R	
XYC	. 318
r∨1	
[Y]	240
TUR 10 Y 15R	-512

RF\	/ISION	HIST	ORY
1 / L V		11101	O(1)

M32C/87 Group Hardware Manual

Davi	Dete	Description	
Rev.	Date	Page	Summary
0.20	Dec 16, 2004	_	First Edition issued
1.00	Aug 10, 2005	- - - -	M32C/87A and M32C/87B added Package code changed: 144P6Q-A to PLQP0144KA-A, 100P6Q-A to PLQP0100KB-A, 100P6S-A to PRQP0100JB-A Function description for the reserved bits on register diagram modified "Low Voltage Detection Reset" changed to "Brown-out Detection Reset"
		2, 3	Overview • Tables 1.1 and 1.2 M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Performance Performance for CAN and Electrical Characteristics modified
		4	 Figure 1.1 M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Block Diagram Diagram modified, note 5 added Table 1.3 M32C/87 Group Product information updated
		5	· · · · · · · · · · · · · · · · · · ·
		6	• Figure 1.2 Product Numbering System ROM capacity modified
		7	• Figure 1.3 Pin Assignment for 144-Pin Package Note 15 added
		8	• Table 1.4 Pin Characteristics Note 1 added
		11	• Figure 1.4 Pin Assignment for 100-Pin Package Note 19 added
		12	• Figure 1.5 Pin Assignment for 100-Pin Package Note 15 added
		13	• Table 1.5 Pin Characteristics Note 1 added
		17	Table 1.6 Pin Description Note 2 added
		22	 Memory Figure 3.1 Memory Map Diagram modified, notes 2 and 3 modified, notes 4 and 5 added
		23	Special Function Register (SFR)The PM0 register Note 1 addedThe PLC0 register Value after reset modified
		26	The RLVL and IIO0IR to IIO11IR registers Value after reset modified
		29	The G1BCR1 and G1RB registers Value after reset modified
		32-37	 Note "The CAN-associated registers in M32C/87B cannot be used. Only CAN0-associated registers in M32C/87A can be used" added
		38	The IDB1 and IDB0 registers Value after reset modified
		40	Note 1 added
		41	The DM0SL to DM3SL and AD00 registers Value after reset modified
		42	The PSC and PS2 registers Value after reset modified
		43	The PCR register Value after reset modified
		44	The PSD1 register Value after reset modified
		45	The PCR register Value after reset modified
		46	Reset • Section "Voltage Detection Circuit" deleted to create the new chapter
		51	Voltage Detection Circuit • Section structure and description modified to create the new chapter • Figure 6.1 Voltage detection Circuit Block Diagram modified
		52	• Figure 6.2 WDC Register Note 3 added
		53	• Figure 6.3 VCR1 Register Note 1 deleted
		55	 Figure 6.3 VCR2 Register Note 2 deleted, note 5 added Table 6.1 Conditions to Generate Low Voltage Detection Interrupt Request The D42 bit setting modified
		57	 Table 6.2 Sampling Periods Sampling period modified 6.2 Cold Start-up/Warm Start-up Determine Function added

DEVICION	LUCTODY
REVISION	HISTORY

Rev.	Deta	Description	
Rev.	Rev. Date		Summary
			Processor Mode
		59	Section structure and description modified
		61	• Figure 6.3 Memory Map in Each Processor Mode Note 3 modified
		65	Bus • Table 8.3 Processor Mode and Port Function Note 3 modified
			Clock Generation Circuit
		84	• Figure 9.4 MCD Register Note 4 added
		86	• Figure 9.6 TCSPR Register Note 2 added
		88	• Figure 9.8 PM2 Register The PM24 and PM25 bit functions modified
		89	• Figure 9.9 Main Clock Circuit Connection Diagram modified
		90	• Figure 9.10 Sub Clock Circuit Connection Diagram modified
		91	• Table 9.2 Bit Settings for On-Chip Oscillator Start Condition added
		94	• Table 9.4 CPU Clock Source and Bit Settings Table modified, note 1 added
		95	• 9.3.4 fCAN added
		97	• 9.5.2 Wait Mode Structure and description modified
		99	• 9.5.3 Stop Mode Structure and description modified
		102	• Figure 9.13 Status Transition in Wait Mode and Stop Mode Diagram
			modified, note 2 deleted
		103	• Figure 9.14 Status Transition Note 5 added
			Interrupt
		111	• Table 11.2 Relocatable Vector Table "Fault error" as interrupt source deleted, note 4 deleted, note 5 added
		114	• Figure 11.3 Interrupt Control register (1) Note 3 modified
		116	• Figure 11.5 RLVL Register Value after reset modified, note 3 modified, note 4 added
		120	• 11.6.6 Saving a Register Description modified
		125	• Figure 11.12 Key Input Interrupt Diagram modified
		126	• Figure 11.13 AIER Register Value after reset revised
		127	• Figure 11.14 Intelligent I/O Interrupt and CAN Interrupt Notes 1 and 2 revised
		128	Description revised, note 1 added
		132	Watchdog Timer • Figure 12.2 WDC Register Note 3 added
		136	DMAC • Table 13.1 DMAC Specifications DMA Transfer Cycle specification
			modified, note 2 added
		137	• Figure 13.2 DM0SL to DM3SL Registers Value after reset modified
			DMAC II
		147	• Figure 14.1 RLVL Register Value after reset modified, note 3 modified, note 4 added
		153	• Figure 14.5 Transfer Cycle Values in the diagram modified
			Timer
		154	• Figure 15.1 Timer A Configuration Diagram modified
		155	• Figure 15.2 Timer B Configuration Diagram modified
		160	• Figure 15.7 TCSPR Register Note 2 added
		178	• Figure 15.21 TB0MR to TB5MR Registers The TCK1 bit function modified
		187	Three-Phase Motor Control Timer Functions • Figure 16.4 IDB0 and IDB1 Registers Value after reset modified

	LUOTODY
REVISION	HISTORY

Day	Dete		Description
Rev.	Rev. Date Pag		Summary
			Serial I/O
		194	• Figure 17.1 UART0 to UART4 Block Diagram Diagram modified
		195	• Figure 17.2 UART5 to UART6 Block Diagram Diagram modified
		200	• Figure 17.7 U0C0 to U6C0 Registers Note 3 added
		201	• Figure 17.8 U0C1 to U4C1 Registers Note 1 added
		202	• Figure 17.9 U5C1 to U6C1 Registers Value after reset modified
		204	• Figure 17.11 U0SMR2 to U4SMR2 Registers Value after reset modified
		212	Table 17.4 Pin Settings in Clock Synchronous Serial I/O Mode
			The PSL0 register settings modified
		213	Table 17.7 Pin Settings in Clock Synchronous Serial I/O Mode
		213	The PSL3 register settings modified
			• Table 17.8 Pin Settings The PS6 register settings modified
		200	• Table 17.9 Pin Settings The PS6 register settings modified
		220	• Table 17.13 Pin Settings in UART Mode The PSL0 register settings
		004	modified
		221	• Table 17.17 Pin Settings The PS6 register settings modified
			• Table 17.18 Pin Settings The PS6 register settings modified
		222	• Figure 17.20 Transmit Operation Diagram modified
		223	• Figure 17.21 Receive Operation Notes 1 and 2 revised
			• 17.2.1 Bit Rate added
		231	• Table 17.23 Pin Settings in I ² C Mode The PSL0 register settings
			modified
			• Table 17.25 Pin Settings The PSL3 register settings modified
		238	• Table 17.29 Pin Settings in Special Mode 2 The PSL0 register settings
			modified
			• Table 17.31 Pin Settings The PSL3 register settings modified
		239	• 17.4.1 SSi Input Pin Function Description modified
		242	• Table 17.32 GCI Mode Specifications Transmit/Receive Start Condition
			modified
		244	• Table 17.34 Pin Settings in GCI Mode The PSL0 register settings deleted
			• Table 17.36 Pin Settings The PSL3 register settings modified
		247	• Table 17.39 Pin Settings in IE Mode The PSL0 register settings deleted
			• Table 17.41 Pin Settings The PSL3 register settings modified
		248	Description in section 17.6 modified
		252	• Table 17.44 Pin Settings in SIM Mode The PSL0 register settings deleted
		253	• Figure 17.35 SIM Interface Operation Diagram modified
		257	• Figure 17.40 IRCON Register Address revised, the IRTPOL and IRRPOL
			function revised
		264	A/D Converter
		261	• Table 18.1 A/D Converter Specifications Notes 2 and 3 modified
		263	• Figure 18.2 AD0CON0 Register Notes 3, 5, and 7 modified, note 8 added
		264	• Figure 18.3 AD0CON1 Register Note 10 modified, note 11 and 12 added
		277	• 18.2.8 Analog Input Pin and External Sensor Equivalent Circuit
			deleted
			• 18.2.8 Output Impedance of Sensor Equivalent Circuit under A/D
			Conversion added
			D/A Converter
		281	• Figure 19.4 D/A Converter Equivalent Circuit Notes 3 and 4 modified

RE\	ISION	HIST	ORY
$ abla \square abla$	IOIOIN	ПІЗІ	

Davi	Dete	Description	
Rev.	Rev. Date		Summary
			Intelligent I/O
		292	• Figure 22.5 G1BCR1 Register The RST2 bit function modified, note 2
			modified
		293	• Figure 22.6 G2BCR1 Register Note 3 deleted
		295	• Figure 22.8 G1TPR6 and G1TPR7 Registers Note 1 modified
		296	• Figure 22.9 G1POCR0 to G1POCR7 Registers Note 6 and 7 modified
		301	 Table 22.2 Base Timer Specifications Base Timer Reset Condition modified, Interrupt Request modified
		303	• Figure 22.14 Base Timer Block Diagram Diagram modified
		304	Table 22.3 Base Timer Associated Register Settings Table layout modified
		314	Table 22.8 Waveform Generating Function Associated Register Settings Table layout modified
		330	• Figure 22.31 G0RB and G1RB Registers Bit 14 modified as the PER bit
		331	• Figure 22.32 G1MR Register Bit 5 and 4 modified as the PRY and PRYE bits
		332	Figure 22.33 G0EMR Register The RXSL and TXSL bit names and functions modified
			Figure 22.33 G1EMR Register The RXSL and TXSL bit functions modified
		333	• Figure 22.34 G0ETC Register Note 1 modified
			• Figure 22.34 G1ETC Register Bits 2 to 0 functions modified, note 1 modified
		334	• Figure 22.35 G0ERC and G1ERC Registers Note 1 modified
		336	• Figure 22.37 G1IRF Register Note 1 modified
		339	• Table 22.16 Clock Synchronous Serial I/O Mode Specifications Error Detection specification modified
		340	Table 22.18 Clock Settings in Clock Synchronous Serial I/O Mode Setting value of the G1PO0 register revised
		341	Table 22.20 Pin Settings in Clock Synchronous Serial I/O Mode Register settings modified
			Table 22.23 Pin Settings Register settings deleted
		343	• Table 22.24 UART Mode Specifications Data Transfer Format, Error
		0.0	Detection and Selectable Function specifications modified, note 2 modified
		344	Table 22.25 Clock Settings in UART Mode "Input form ISCLK1" setting deleted, note 3 modified
			• Table 22.26 Register Settings in UART Mode The PRY and PRYE bit functions added
		345	• Figure 22.41 Transmit Operation Conditions modified
		3.0	• Figure 22.42 Receive Operation Conditions modified
		346	• 22.4.3 HDLC Data Processing Mode Description modified
		0.0	• Table 22.29 HDLC Data Processing Mode Specifications Items
			modified, Interrupt Request specifications modified
		347	Table 22.31 Clock Settings in HDLC Processing Mode Setting value of the G1PO1 register modified
		348	• Table 22.32 Register Settings in HDLC Processing Mode The G1PO1 register function modified
		355	Table 22.35 Pin Settings in Variable Clock Synchronous Serial I/O Mode The PD7 register settings modified

DEVICION	LUCTODY
REVISION	HISTORY

Pov Date			Description
Rev.	Rev. Date		Summary
			CAN Module
		360	NOTE added
			Real-Time Port
		415	• Table 24.2 RTP-Associated Register Settings The RTP32 bit function
			revised
			• Table 24.4 Pin Settings The PS1 register settings modified, note 1 revised
			• Table 24.6 Pin Settings P104 to P107 functions revised
			Programmable I/O Port
		432	• Figure 25.15 PSC Register Note 1 added
		102	• Figure 25.15 PSC2 Register Note 1 added
		433	• Figure 25.16 PSC3 Register Note 1 added
		436	• Figure 25.19 PUR0 and PUR1 Registers Note 1 modified
		439	• Figure 25.22 IPSA Register Note 1 added
		441	• Table 25.3 Port P6 Peripheral Function Output Control Bit 2 and bit 6
			settings in the PS0 register modified • Table 25.4 Port P7 Peripheral Function Output Control Bit 0 setting in
			the PS1 register revised
			Flash Memory Version
		448	26.2.1 ROM Code Protect Function Description modified
		449	• Figure 26.2 ROMCP Address Bits 5 and 4 functions modified, notes 2 to
			4 modified, note 5 added
		452	• Figure 26.5 FMR1 Register Bits 0, 2 and 3 functions modified
		457 469	 26.3.4.5 How to Access Descriptions modified Table 26.7 Pin Description P76 and P77 functions modified
		409	·
		478	 Electrical Characteristics Table 27.2 Recommended Operating Conditions f(BCLK) standard
		470	added
		479	Table 27.3 Electrical Characteristics RPULLUP standard modified, Icc
			standard modified
		484	Table 27.10 Memory Expansion Mode and Microprocessor Mode
		407	Formula on note 1 modified
		487	• Table 27.22 Memory Expansion Mode and Microprocessor Mode Formula on note 1 modified
		488	Table 27.23 Memory Expansion Mode and Microprocessor Mode
		,,,,	Formula on note 1 and 4 modified
		490	• Figure 27.3 Vcc1=Vcc2=5V Timing Diagram Values in the diagram
			modified, note 2 modified
		490	• Figure 27.4 Vcc1=Vcc2=5V Timing Diagram Values in the diagram
		404	modified, note 1 modified
		494	• Table 27.24 Electrical Characteristics RPULLUP standard modified, Icc standard modified
		495	• Table 27.25 A/D Conversion Characteristics tCONV standard modified
		496	• Table 27.28 Memory Expansion Mode and Microprocessor Mode
			Formula on note 1 modified
		499	Table 27.40 Memory Expansion Mode and Microprocessor Mode
		500	Formula on note 1 modified
		500	Table 27.41 Memory Expansion Mode and Microprocessor Mode Formula on note 1 and 4 modified.
]	Formula on note 1 and 4 modified

REVISION	LICTODY
KEVIOIOIN	HIS I UK I

	Б. (Description	
Rev.	Date	Page Summary	
		501 502	Electrical Characteristics Figure 27.7 Vcc1=Vcc2=3.3V Timing Diagram Values in the diagram modified, note 2 modified Figure 27.8 Vcc1=Vcc2=3.3V Timing Diagram Values in the diagram modified, note 1 modified
1.50	Oct 20, 2007	- 505 508 513 516 520 - 521	Precautions Processor Mode Section deleted 28.1 Reset section added 28.4 Clock Generation Circuit Section structure and description modified 28.6.3 INT Interrupt Description modified 28.8 Timer Section structure and description modified 28.9.2 UART Mode Description modified Special Mode 2 Subsection deleted 28.9.3 Special Mode 1 (I ² C Mode) added Figure 28.4 Use of Capacitors to Reduce Noise Diagram modified
1.50	Oct 20, 2007	All	 All in this manual Descriptions and formats unified Notation of numbers changed (e.g. 00₂ → 00b, FF₁₆ → FFh) Notation of pin name changed (e.g. RTP00 → RTP_0, A15(/D15) → [A15/D15]) Columns in pin settings tables are rearranged by the order of the setting procedure [Term changed] Serial I/O → Serial interface Clock synchronous serial I/O mode → Clock synchronous mode Clock asynchronous variable length → Variable data length clock synchronous Voltage detection circuit → Power supply voltage detection function Low voltage detection interrupt → Vdet4 detection interrupt Brown-out detection reset → Vdet3 detection function [NOTE changed] "Nothing is assigned. If necessary, set to 0. When read, the content is undefined." → "Unimplemented. Write 0. Read as undefined value." "Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers." → "Set the PD9 or PS3 register immediately after the PRC2 bit in the PRCR register is set to 1 (write enable). Do not generate an interrupt or a DMA or DMACII transfer between these two instructions."
		Cover	RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER → RENESAS MCU
		_	Keep safety first in your circuit designs! deleted Notes regarding these materials partially modified
		_	General Precautions in the Handling of MPU/MCU Products added
		-	How to Use This Manual (revised overall) Sections Purpose and Target Readers, Notation of Numbers and Symbols, and List of Abbreviations and Acronyms added

RF\	/ISION	HIST	ORY
1 / L V		11101	O(1)

	Rev. Date Page		Description
Rev.			Summary
			Overview
		1	Header SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER
			→ RENESAS MCU
			• 1.1 Features title added, 1.1 Applications changed to 1.1.1 Applications
		2	• 1.2 Performance Overview changed to 1.1.2 Specifications
		2-5	• Tables 1.1 to 1.4 Structure, descriptions in Specification field, NOTE, and
			value partially revised or deleted
			Real-Time Port Item deleted, ROM Correction Function Item added
		8	• 1.3 Block Diagram moved following the 1.2 Product List
		6-7	• 1.2 Product List Tables revised, NOTE 1 added
			 Figures 1.3 to 1.5 Arrows for VSS and VCC deleted, NOTES partially modified
		11,17	• Tables 1.9 and 1.13 CLKOUT pin moved from Bus Control Pin column to
		40.00	Control Pin column
		19-22	Tables 1.15 to 1.19 Descriptions revised, NOTE 1 added
			Memory
		26	Text partially modified
			SFR
		34-39	• Tables 4.8 to 4.13 NOTE "Set the PM13 bit in the PM1 register to 1 (2 wait
			states for SFR area) before accessing the CAN-associated registers."
			added
		45	• Table 4.19 The PSL5 register added to the Address field of 03BBh item,
			the PSL7 register added to the Address field of 03BFh item
		07	• [Register names changed]
		27	002Fh Low Voltage Detection Interrupt Register → Vdet4 Detection
		34	Interrupt Register
		34	01C1h UART5 Bit Rate Register → UART5 Baud Rate Register 01C9h UART6 Bit Rate Register → UART6 Baud Rate Register
			01D0h UART5, UART6 Transmit/Receive Control Register 2 → UART5,
			UART6 Transmit/Receive Control Register
			01DBh to 01D8h Pulse Output Data Register → RTP Output Buffer
			Register
		41	0303h to 0302h Timer A1-1 Register → Timer A11 Register
			0305h to 0304h Timer A2-1 Register → Timer A21 Register
			0307h to 0306h Timer A4-1 Register → Timer A41 Register
		42	0340h Count Start Flag → Count Start Register
			0341h Clock Prescaler Reset Flag → Clock Prescaler Reset Register
			0342h One-Shot Start Flag → One-Shot Start Register
			0344h Up-Down Flag → Up/Down Select Register
		07	• [Value After Reset changed]
		27	000Fh WDC 000X XXX2 → 00XX XXXXb
		27 29	002Fh D4INT 0016 → XX00 0000b 007Bh IIO6IC XX00 X0002 → XXXX X000b
		31	$00Fh GOCR XX00 X0112 \rightarrow 0000 X011b$
		31	00FEh G0IRF 0016 → 0000 XXXXb
		32	013Eh G1IRF 0016 → 0000 XXXXb
		34	01C7h to 01C6h U5RB XXXX XXXX XXXX 0XXX2 → XXXXh
		34	01CFh to 01CEh U6RB XXXX XXXX XXXX 0XXX2 → XXXXh
		44	038Fh to 0382h AD07 to AD01 XXXX16 \rightarrow 00XXh

Rev. Date			Description	
1764.	Dale	Page	Summary	
		47-50 49 –	Reset • Text, diagrams partially modified • Table 5.1 Title and structure modified, NOTE 4 added • Figure Brown-Out Detection Reset (Hardware Reset 2) Figure title changed and moved into the chapter 6. Power Supply Voltage Detection Function	
		52-54 51 55 56 57 58	Power Supply Voltage Detection Function (revised overall) • [Term changed] Reset level → Vdet3 Low voltage → Vdet4 • Order of register figures rearranged, bit name, description in Function field, and NOTE partially modified • Figure 6.1 Block diagram modified (Block diagrams of voltage detection circuit, low voltage detection interrupt generation circuit, and cold start-up/warm start-up determine function are integrated) • 6.1 Vdet3 Detection Function and Figure 6.5 added • 6.2 Vdet4 Detection Function added and Table 6.2 32MHz changed to 24MHz in CPU Clock field, NOTE 1 added • Figure 6.6 modified • 6.2.1 Usage Notes on Vdet4 Detection Interrupt Title and text partially modified • 6.3 Cold Start/Warm Start Determine Function Text partially modified and Figure 6.7 partially modified	
		59 60-61 62	 Processor Mode Boot mode added, 7.2 Setting of Processor Mode Text partially modified, Table 7.2 Structure modified and NOTES deleted Figures 7.1 and 7.2 NOTE modified Figure 7.3 Text and NOTE modified 	
		63-79 64 65 67 68 69 70 71-78 77	 BUS [Term changed] signal → either input or output Text partially modified Table 8.2 added Table 8.3 Structure and NOTE partially modified Figure 8.2 partially modified Tables 8.4 and 8.5 structure and text partially modified Figure 8.3 Bit symbol modified and NOTE partially modified Table 8.6 Text partially modified and NOTE 1 added Figures 8.4 to 8.11 partially modified Table 8.7 NOTE 1 deleted, text partially modified Table 8.8 CPU state and NOTE 1 added 	
		82-88 80 81 82-88	Clock Generation Circuits • [Term changed] Normal Operating Mode → CPU Operating Mode • Figures 9.2 to 9.8 Order of figures rearranged • Table 9.1 Text partially modified • Figure 9.1 Revised overall • Figures 9.2 to 9.8 Bit Name, description in Function field, and NOTES partially modified • Text partially modified	

REVISION HISTORY

D	Data	Description	
Rev.	Date	Page	Summary
		92 93	Clock Generation Circuits • Figure 9.11 Flow chart partially modified • Table 9.3 Structure partially modified, Figure 9.12 Flow chart partially
		95	modified • Table 9.4 Structure partially modified, Table 9.5 Bit setting value partially
		96	modified, NOTE 3 deleted • Figure 9.13 added (entering wait mode from Low-power consumption
		97	mode disabled) • "High-speed mode" and "Medium-speed mode" are changed to "Main clock mode".
		97 98	• 9.5.1.7 Main Clock Direct Mode added • Table CPU Clock Source and Bit Settings Structure modified became
		99 101	Table 9.6 Operation Mode, NOTES added • 9.5.2.2 Entering Wait Mode Procedure became the flow chart • Table 9.8 CAN interrupts usage conditions revised
		101-102	• 9.5.3.1 Entering Stop Mode The program example added, procedures became the flow chart
		- 104	• Figure Status Transition in Wait Mode and Stop Mode deleted • 9.6 System Clock Protect Function Procedure became the flow chart
		105	Protection • "desired address" changed to "SFR area"
		109 111 112 116 118 119 120 123-124 126 128 129-130 131-133	Interrupt Text partially modified Figure 11.2 added Table 11.2 Vector table address of the reserved space revised Table 11.3 UART5,6, INT, CAN1 wake-up, and reserved space added Figure 11.6 NOTE partially changed Table 11.5 Table changed overall Table 11.6 DMACII end-of-transfer interrupt added, Reset deleted Figure 11.9 modified overall Figures 11.11 and 11.12 added Figure 11.15 partially modified 11.11 Intelligent I/O Interrupts, CAN Interrupts, UART5 and UART6 Transmit/Receive Interrupts, and INT6 to INT8 Interrupts Overall structure and text modified, Figure 11.17 partially modified Figure 11.18 IIOOIR to IIO11IR Registers Bit Name added, Figure 11.19 IOOIE to IIO11IE Registers Bit Name changed, NOTE 2 added Table 11.7, Figures 11.20 and 11.21 added Watchdog Timer (revised overall) Overall structure and text revised, and order of register figures rearranged
		134 135 136 -	 Table 12.1 and Table 12.2 added Table 12.2 Values in WDC7 bit in WDC register changed Figure 12.1 partially modified Figure 12.2 NOTE partially modified Section Count Source Protection Mode deleted
		138-150 139 141	 DMAC [Term changed] memory (forward direction) → incremented address Text partially revised Table 13.1 Text partially modified, NOTE 1 deleted Table 13.2 Description added to NOTE 3

Rev.	Data	Description	
Rev.	Date	Page	Summary
			 • Figures 13.3 to 13.6 Order of register figures rearranged, NOTE partially modified • Figures 13.7 and 13.8 Two flow charts added • Figure Transfer Cycle Examples with the Source-Read Bus Cycle
		149 150	deleted • Table 13.3 Title and structure partially modified • Figure 13.9 Title and figure modified
		151 152	• [Term changed] relocatable address → incremented address • Text partially modified • Table 14.1 Structure and text partially modified • Figure 14.1 NOTE partially modified • Figures 14.4 and 14.5 partially modified
		162-171 172 174-178 - 182-183 189	 Timers [Modification throughout all modes] Specification tables: Structure, text, and NOTES partially modified Operation timing diagrams: added or partially modified Register figures: Register figures of TA0MR to TA4MR in each mode are moved to earlier in the 15.1 Timer A section. Text partially modified, order of register figures rearranged Figures 15.4 to 15.13 Register name, bit name, description in Function field, and NOTE partially modified Tables 15.1 and 15.2 Structure partially modified, NOTE 1 added, NOTE 2 moved from NOTE 1 15.1.2 Event Counter Mode Structure and text modified Figure Counter Reset Timing deleted Figures 15.19 and 15.20 Titles and figures partially modified Figure 15.26 Register name and bit name partially modified Figures 15.29 and 15.30 Titles and figures partially modified
		196-213	Three-Phase Motor Control Timer Function (fully revised) • [Term changed] Positive and negative phases concurrent active → Upper and lower arm simultaneous turn-on • Structure, text, tables, and figures modified or added • Order of register figures rearranged, Figures 16.2 to 16.10 Register name, bit name, description in Function field, and NOTE partially modified • Bits INV01 and INV00 in Figure 16.2 INVC0 Register Bit name, Function changed • Figure 16.7 Two cases of "when n > 1" and "when n = 1" added under "When bits INV01 and INV00 are set to 11b".
			Serial Interfaces (revised overall) • Chapter is divided into two sections 17.1 UART 0 to 4 and 17.2 UART 5,6 • Continuous receive mode is deleted in special mode 2 • IEBus mode is deleted, "special mode 4 (IE mode)" is now "special mode 4 (SIM mode)", "special mode 5 (SIM mode)" is now "special mode 5 (IrDA mode)", and "special mode 6 (IrDA mode)" is now "special mode 6 (IE mode)".

REVISION	HISTORY

Boy	Data	Description		
Rev.	Date	Page	Page Summary	
		216-224 233,241 239,291 246-247 270 272-292	Serial Interfaces • [Term changed] Transmit buffer → UiTB register Transmit register → transmit shift register Transfer data length → data length Bit rate → baud rate Transfer clock → serial clock, internal transmit clock, internal receive clock Transfer format → bit order Actual bit rate, bit rate → actual baud rate, target baud rate • [Modification throughout all modes] Specification tables: Structure and text partially modified Block diagrams: Partially modified Pin setting tables: Changed to flow chart Operation timing diagrams: Partially modified • Text modified • Order of register figures rearranged Figures 17.2 to 17.10 Register name, bit name, description in Function field, and NOTE partially modified • CTS/RTS Function, Procedure When the Communication Error is Occurred added • Formulas for baud rate added • Tables 17.10 and 17.11 Structure and text partially modified • Figure 17.38 Bit name and description in Function fields partially modified • Section 17.2 UART5, UART6 added as a section. • Figures 17.41 to 17.45 Register name, bit name, description in Function field, and NOTE partially modified • Figure 17.43 Bit 5 is changed to a reserved bit.	
		294 295	 Figure 18.7 added Section 18.3 Read from the AD0i Register (i = 0 to 7) added Section 18.4 and Figure 18.9 Values revised D/A Converter Text partially modified Figure 19.1 moved before Table 19.2, NOTE 1 added Table 19.2 Pin Settings Note 1 added Figure 19.3 Diagram and NOTE partially modified 	
		317	CRC Calculation Text partially modified	

REVIS	ION	HIS1	TORY
		11101	

Davi	Data	Description	
Rev.	Date	Page	Summary
			Intelligent I/O
			• [Term changed]
			Modulated span → Number of modulated pulses
			Transmit buffer → GiTB register
			Transmit register → Transmit shift register
			Transfer format → Bit order
			Transfer data format, character bit, transfer bit length \rightarrow Data length Bit rate \rightarrow Baud rate
			Transfer clock → Serial clock, baud rate, internal transmit clock, internal receive clock
			During transmit data processing → When HDLC frame data is generated During received data processing → When source data is generated
			• [Modification throughout functions and modes]
			Specification tables: Structure, text, NOTE, and formula: Partially modified Block diagrams: Partially modified, figures for communication function is moved to communication function section.
			Pin setting tables: Partially modified, column sequence rearranged
			Register setting tables: Became flow chart
			Operation timing diagrams: Partially modified
		322 401	Text partially modified, order of register figures rearranged
			• Figures 22.3 to 22.14 Bit name, description in Function field, and NOTE
			partially modified
			 22.2.1 Prescaler function and 22.2.2 Gate function Flow charts for register settings added
		352	Table 22.6 Registers PSL5 and PSL7, and NOTE added
		362	Table 22.11 Structure and title partially modified
		363, 365	 Tables 22.12 and 22.13 Inversed output functions deleted from Selectable function fields
		368	• 22.3.7 GiPOj Register reload timing select function added
		371-379	• Figures 22.38 to 22.46 Bit name, description in Function field, and NOTE partially modified
		374	• Figure 22.41 Bits SMODE and BSINT deleted from the GiEMR register, bits SOF, ASTE, and TBSF0 deleted from the GiETC register
		375	• Figure 22.42 RBSF0 bit deleted
		376	• Figure 22.43 BSERR bit deleted
		381	Table 22.16 NOTE partially modified, Table 22.17 PSL5 register and NOTE added
		387	Table 22.19 PSL5 register and NOTE added,
			Table Clock Settings in UART Mode (Group 1) deleted
		394-398	• Figures 22.56 to 22.60 Bit name, description in Function field, and NOTE partially modified
	401		Table 22.27 PSL7 register and NOTE 3 added Section IEBus Mode deleted
		400	CAN Module
		402	• Table 23.1 Structure and text partially modified
		405	• Table 23.2 NOTE 1 added
		406	• Figure 23.3 NOTE partially modified
		411	• Figure 23.6 Function description for bits TRMSUCC, RECSUCC and
		445	STATE_RESET partially modified
		415	• Figure 23.8 NOTE 1 added
		417	• Figure 23.9 NOTE 1 added

DEVICION	LUCTODY
REVISION	TIO I UK I

Boy	Rev. Date Description Summary		Description
Rev.			Summary
			CAN Module
		418	• Figure 23.10 added
		431	• Figure 23.22 Descriptions in function fields partially modified
		438	• Figures 23.28 and 23.29 partially modified
		439	• Figure 23.30 Descriptions in Function fields and NOTE partially modified
		440	Table 23.4 Structure partially modified
		440	• 23.1.20.2 TRMACTIVE/INVALDATA Bit Text partially modified
		443	• Subsections 23.1.21.1 and 23.1.21.2 Text partially modified
		449	• 23.2 CAN Clock and CPU Clock Title and structure partially modified, a
			table and a figure deleted
		450	• 23.3 Setting and Timing in CAN-Associated Registers Title partially
		1	modified
			• Figures 23.38 to 23.40 partially modified
		454-458	• 23.4 CAN Interrupts Structure partially modified, Figure 23.42 partially
			modified, Figures 23.41, 23.43, tables 23.5, and 23.6 added
			Real-Time Port (RTP)
		459	Text partially modified, Specification table deleted
		459,460	• Figure 24.1 and 24.3 partially modified
		460	• Figure 24.2 Register name and bit name partially revised
		461	Table 24.1 NOTE 1 added,
			RTP-Associated Register Settings Table deleted
			Programmable I/O Ports
		462-463	Text partially modified
			• Figures 25.1 to 25.3 partially modified
	467,468	 Figure 25.5 and 25.6 Descriptions in Function field and NOTE partially modified 	
		469-481	• Figures 25.7 to 25.19 Bit name and descriptions in Function fields partially modified
		476	• Figure 25.14 PSL5 register added
		477	• Figure 25.15 PSL7 register added
		486	• Figure 25.24 Descriptions in Function fields partially modified
		488	• Tables 25.1 and 25.2 AVCC and AVSS deleted,
			Figure 25.26 Partially modified
		489-493	Tables 25.3 to 25.13 partially modified
			Flash Memory
			Text partially modified
		494	• Tables 26.1 and 26.2 Structure, text, and NOTE partially modified
		495	• Figure 26.1 Title and NOTE partially modified
		497	 Figure 26.2 Bit name, descriptions in Function fields, and NOTE partially modified
		497	• Figure 26.3 partially modified
		498	Table 26.3 Structure, title, text, and NOTE partially modified
		501 502-504	• Figure 26.5 Value after reset revised
			• Figures 26.6 to 26.8 Flow chart and NOTE partially modified
		_	 Subsection Precautions in CPU Rewrite Mode moved to 28. Usage Notes
		511	• Table 26.5 D0 to D7 are changed to b7 to b0 respectively, Table 26.6 Text partially modified
		514	• Table 26.7 Structure and text partially modified
1		1 ~	Subsection ID Code Verify Function deleted

REVISION	HISTORY
----------	----------------

D	D-1	Description		
Rev.	Date	Page	Summary	
		518 -	Flash Memory Figures 26.17 and 26.18 partially modified Subsection ROM Code Protect Function deleted	
	522 524-526, 542-544 526,544 528 529 531,547 532 533 534 535-536 538-541 542-545 548 549 550 551-552	Electrical Characteristics • [Term changed] Low Voltage Reset → Hardware Reset 2 Low Voltage Detection → Vdet3 and Vdet4 detection circuit • Table 27.1 Description in Condition field of Pd (Power consumption) partially modified • Tables 27.4 to 27.9 f(BCLK) is changed to f(CPU) • Table 27.4 Description added in Parameter field of f(CPU), f(VCO) added • Tables 27.5 to 27.7 and Tables 27.31 to 27.33 Description in XCOUT and Hysteresis in Parameter fields partially modified • Table 27.7 and 27.33 Structure and standard values revised, items in Measurement Condition and NOTE added • Table 27.10 Description in Parameter field and NOTE partially modified • Tables 27.11 and 27.12 Description in Parameter field and standard value partially modified • Tables 27.19 and 27.42 added • Table 27.24 Values revised, Table 27.25 and 27.26 added • Table 27.27 Titles modified, NOTE added • Table 27.28 moved to the last table in Timing Requirements • Table 27.29 NOTE 3 added, Table 26.30 NOTE 5 added • Figures 27.3 to 27.35 f(BCLK) revised to f(CPU) • Table 27.47 Values revised, Table27.48 and 27.49 added • Table 27.50 Titles modified, NOTE added • Table 27.51 Table moved to the last table in Timing Requirements • Table 27.52 NOTE 3 added, Table 27.53 NOTE 5 added • Table 27.51 Table moved to the last table in Timing Requirements • Table 27.52 NOTE 3 added, Table 27.53 NOTE 5 added		
		557 558 559 - 562-564 567-568 574 577	Usage Note (chapter title changed) • [New section] 28.1.2 Power Supply Ripple 28.3 Processor Mode 28.10 Three-Phase Motor Control Timer Function 28.14 CAN • Text partially modified • Section Reset changed to 28.1 Power Supply, 28.1.1 Power-on added, Figure 28.1 partially modified • 28.1.3 Noise partially modified and moved earlier in the chapter • Table 28.4 added • Subsection External Bus deleted • 28.5 Clock Generation Circuits Structure modified • Figures 28.3 and 28.4 added • 28.11 Serial Interfaces Structure modified • 28.13 Intelligent I/O Structure modified • 28.16 Flash Memory Structure modified	

Rev.	Date	Description	
		Page	Summary
1.51	Jul 31, 2008	-	All in this manual [pin and bit symbol notation modified] • P5_5(EPM) → EPM(P5_5) • P5_0(CE) → CE(P5_0) • PM04, PM05 → PM05 and PM04 [description modified] • Title of group tables "(current table number / total tables)" added
		19 21	Overview • 1.5 Pin Descriptions Chapter and table title changed to Pin Functions • Table 1.17 Supply voltage for AN0_0 to AN0_7, AN2_0 to AN2_7 modified
		46	Special Function Registers (SFRs) • Table 4.20 A value of After Reset column in 03FFh modified
		57	Power Supply Voltage Detection Circuit • Figure 6.6 NOTE 1 "internal VDC" changed to "the main voltage regulator"
		81 91 93 97 97 98	Clock Generation Function Figure 9.1 "Charge pump" changed to "Loop filter" Table 9.2 "(The clock keeps running in stop mode)" deleted 9.1.4 PLL Clock Text partly revised 9.5.1.3 Low-Speed Mode Text partly revised 9.5.1.4 Low-Power Consumption Mode Text partly revised Table 9.6 Values of "-" in bits CM21 and CM17 in the Sub Clock row and
			 in CM17 bit in the On-chip oscillator mode row changed to "0" Figure 9.14 and 9.15 Note 1 partly modified Table 9.8 Word "the clock input to the CLKi pin (i = 0 to 6)" changed to "the external clock" 9.6 System Clock Protect Function and Figure 9.16 Text partly revised
		110 110 121	Interrupts • 11.5.1 Fixed Vector Table Text partly revised • Table 11.1 Reference in the Watchdog timer row, "Reset" changed to "Voltage detection" • Figure 11.10 "Interrupt request priority level detection result" changed to "Interrupt request level determination"
		134	Watchdog Timer • Table 12.2 Values in WDC7 bit in WDC register revised
		139	• Table 13.1 "DMA stop condition" modified
		187 195	Timer • Figure 15.24 NOTE 3 "a 0" deleted • Figure 15.30 NOTE 3 "a 0" deleted
		201	Three-Phase Motor Control Timer Function • Figure 16.5 Value in operating mode select bits column "01b" changed to "10b"
		203	• Figure 16.7 Function column of ICTB2 register In the sentence "When bits INV01 and INV00 are set to 11b", two cases of when n > 1 and when n = 1 are added subsequently
		242 243 266	Serial Interfaces • Table 17.7 NOTE 3 Sentence of "The IR bit in the SiRIC register" deleted • Figure 17.23 "IICM2 = 1" changed to "IICM = 0 or IICM2 = 1" • Figure 17.33 The sentence "m:setting value of the UiBRG register" added

Rev.	Date	Description		
Nev.		Page	Summary	
		294	A/D Converter • Figure 18.1 Figure partly modified	
		352 353 385-386 385 387	Intelligent I/O • Figure 22.25 Procedure "G1BCR1 register: BTS bit = 1" moved • Figure 22.26 Procedure "G1BCR1 register: BTS bit = 1" moved • Table 22.18 and Figure 22.51 Baud rate "0001h to FFFDh" changed to "0006h to FFFDh" • Table 22.18 In Receive start condition column, "("L" level)" added • Figure 22.52 In the final step, "("L" level)" added	
		461 463-465	Programmable I/O Ports • 25.2 Port Pi Register (Pi Register, i = 0 to 15) Text partly modified • Figures 25.1 to 25.3 Figures partly modified	
		498	Flash Memory • Figure 26.4 NOTE 1 "the FMR01 bit" changed to "bits FMR01 and FMR02", The sentence of "Set it by the" deleted	
		500 502 505-508	 Figure 26.5 NOTE 1 "while the FMR01 bit is set to 1" added Figure 26.7 In EW1 mode enabled procedure, text partly modified 26.3.2.4 Program Command - 26.3.2.7 Read Lock Bit Status Command Text revised partially 	
		508	Figure 26.12 "to the highest-order even address of block" in the second box deleted	
		511 515	 Figure 26.13 "[Duringoperation]" changed to "[Whenis executed]" Figure 26.15 A wiring line connecting between pin no.7 and pin no.97 added 	
		516	• Figure 26.16 "VCC" modified to "VCC2"	
		558 559 561 569 578 579	Usage Notes • Table 28.4 "EXTZ" deleted from Arithmetic row • 28.3 Processor Mode Text partly modified • 28.5.1 Main Clock Text partly modified • 28.9 Timers Text partly modified • 28.15 Programmable I/O Ports Text partly modified • 28.16 Flash Memory Text partly modified	

M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Hardware Manual

Publication Date: Rev.0.20 Dec.16, 2004

Rev.1.51 Jul 31, 2008

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

 $\ensuremath{\mathbb{C}}$ 2008. Renesas Technology Corp., All rights reserved. Printed in Japan

M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Hardware Manual

