



## COMPLEMENTARY N-CHANNEL AND P-CHANNEL MOSFET

### GENERAL DESCRIPTION

The ALD1115 is a monolithic complementary N-channel and P-channel transistor pair intended for a broad range of analog applications. These enhancement-mode transistors are manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process. It consists of a N-channel MOSFET and a P-channel MOSFET in one package. The ALD1115 is a dual version of the quad complementary ALD1105.

The ALD1115 offers high input impedance and negative current temperature coefficient. The transistor pair is designed for precision signal switching and amplifying applications in +1V to +12V systems where low input bias current, low input capacitance and fast switching speed are desired. Since these are MOSFET devices, they feature very large (almost infinite) current gain in a low frequency, or near DC, operating environment. When connected in parallel with sources, drains and gates connected together, a CMOS analog switch can be constructed. In addition, the ALD1115 is intended as a building block for CMOS inverters, differential amplifier input stages, transmission gates, and multiplexer applications.

The ALD1115 is suitable for use in precision applications which require very high current gain, beta, such as current mirrors and current sources. The high input impedance and the high DC current gain of the field effect transistors result in extremely low current loss through the control gate. The DC current gain is limited by the gate input leakage current, which is specified at 30pA at room temperature. V+ is connected to the substrate, which is the most positive voltage potential of the ALD1115, usually SP (5). Similarly, V- is connected to the most negative voltage potential of the ALD1115, usually SN (1).

### FEATURES

- Thermal tracking between N-channel and P-channel
- Low threshold voltage of 0.7V for both N-channel and P-channel MOSFETs
- Low input capacitance
- High input impedance --  $10^{13}\Omega$  typical
- Low input and output leakage currents
- Negative current ( $|IDS|$ ) temperature coefficient
- Enhancement mode (normally off)
- DC current gain  $10^9$
- Single N-channel MOSFET and single P-channel MOSFET in one package

### ORDERING INFORMATION ("L"suffix for lead free version)


Operating Temperature Range*	
0°C to +70°C	0°C to +70°C
8-Pin SOIC Package	8-Pin Plastic Dip Package
ALD1115SAL	ALD1115PAL

\* Contact factory for leaded (non-RoHS) or high temperature versions.


### APPLICATIONS

- Precision current mirrors
- Complementary push-pull linear drives
- Discrete analog switches
- Analog signal choppers
- Differential amplifier input stage
- Voltage comparator
- Data converters
- Sample and Hold
- Analog current inverter
- Precision matched current sources
- CMOS inverter stage
- Diode clamps
- Source followers

### PIN CONFIGURATION



### BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Drain-source voltage, $V_{DS}$	10.6V
Gate-source voltage, $V_{GS}$	10.6V
Power dissipation	500 mW
Operating temperature range SAL, PAL packages	0°C to +70°C
Storage temperature range	-65°C to +150°C
Lead temperature, 10 seconds	+260°C

**CAUTION:** ESD Sensitive Device. Use static control procedures in ESD controlled environment.


## OPERATING ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$  unless otherwise specified


Parameter	Symbol	N - Channel			Unit	Test Conditions	P - Channel			Unit	Test Conditions
		Min	Typ	Max			Min	Typ	Max		
Gate Threshold Voltage	$V_T$	0.4	0.7	1.0	V	$I_{DS} = 1\mu\text{A}$ $V_{GS} = V_{DS}$	-0.4	-0.7	-1.0	V	$I_{DS} = -1\mu\text{A}$ $V_{GS} = V_{DS}$
Gate Threshold Temperature Drift	$TC_{VT}$		-1.2		mV/°C			-1.3		mV/°C	
On Drain Current	$I_{DS}(\text{ON})$	3	4.8		mA	$V_{GS} = V_{DS} = 5\text{V}$	-1.3	-2		mA	$V_{GS} = V_{DS} = -5\text{V}$
Trans.-conductance	$G_{fs}$	1	1.8		mmho	$V_{DS} = 5\text{V}$ $I_{DS} = 10\text{mA}$	0.25	0.67		mmho	$V_{DS} = -5\text{V}$ $I_{DS} = -10\text{mA}$
Output Conductance	$G_{os}$		200		μmho	$V_{DS} = 5\text{V}$ $I_{DS} = 10\text{mA}$		40		μmho	$V_{DS} = -5\text{V}$ $I_{DS} = -10\text{mA}$
Drain Source ON Resistance	$R_{DS(\text{ON})}$		350	500	Ω	$V_{DS} = 0.1\text{V}$ $V_{GS} = 5\text{V}$		1200	1800	Ω	$V_{DS} = -0.1\text{V}$ $V_{GS} = -5\text{V}$
Drain Source Breakdown Voltage	$BV_{DSS}$	10			V	$I_{DS} = 1\mu\text{A}$ $V_{GS} = 0\text{V}$	-10			V	$I_{DS} = -1\mu\text{A}$ $V_{GS} = 0\text{V}$
Off Drain Current	$I_{DS(\text{OFF})}$		10	400 4	pA nA	$V_{DS} = 10\text{V}$ $I_{GS} = 0\text{V}$ $T_A = 125^\circ\text{C}$		10	400 4	pA nA	$V_{DS} = -10\text{V}$ $V_{GS} = 0\text{V}$ $T_A = 125^\circ\text{C}$
Gate Leakage Current	$I_{GSS}$		0.1	30 1	pA nA	$V_{DS} = 0\text{V}$ $V_{GS} = 10\text{V}$ $T_A = 125^\circ\text{C}$		1	30 1	pA nA	$V_{DS} = 0\text{V}$ $V_{GS} = -10\text{V}$ $T_A = 125^\circ\text{C}$
Input Capacitance	$C_{iss}$		1	3	pF			1	3	pF	

# TYPICAL P-CHANNEL PERFORMANCE CHARACTERISTICS


## OUTPUT CHARACTERISTICS




## LOW VOLTAGE OUTPUT CHARACTERISTICS




## FORWARD TRANSCONDUCTANCE vs. DRAIN SOURCE VOLTAGE




## TRANSFER CHARACTERISTIC WITH SUBSTRATE BIAS




## DRAIN SOURCE ON RESISTANCE R<sub>DS</sub> (ON) vs. GATE SOURCE VOLTAGE



## OFF DRAIN CURRENT vs. AMBIENT TEMPERATURE




# TYPICAL N-CHANNEL PERFORMANCE CHARACTERISTICS




## TYPICAL APPLICATIONS


### CURRENT SOURCE MIRROR




### CURRENT SOURCE WITH GATE CONTROL



### CMOS INVERTER




### CMOS ANALOG SWITCH




## TYPICAL APPLICATIONS (cont.)



**DIODE-CONNECTED CONFIGURATION**



**SOURCE FOLLOWER**



**CASCODE CURRENT SOURCES**




$$I_{SOURCE} = I_{SET} = \frac{V^+ - 2V_t}{R_{SET}} \cong \frac{3}{R_{SET}}$$

$Q_1, Q_2, Q_3, Q_4$ : N - Channel MOSFET


$Q_1, Q_2, Q_3, Q_4$ : P - Channel MOSFET

# SOIC-8 PACKAGE DRAWING

## 8 Pin Plastic SOIC Package





Dim	Millimeters		Inches	
	Min	Max	Min	Max
<b>A</b>	1.35	1.75	0.053	0.069
<b>A<sub>1</sub></b>	0.10	0.25	0.004	0.010
<b>b</b>	0.35	0.45	0.014	0.018
<b>C</b>	0.18	0.25	0.007	0.010
<b>D-8</b>	4.69	5.00	0.185	0.196
<b>E</b>	3.50	4.05	0.140	0.160
<b>e</b>	1.27 BSC		0.050 BSC	
<b>H</b>	5.70	6.30	0.224	0.248
<b>L</b>	0.60	0.937	0.024	0.037
<b>Ø</b>	0°	8°	0°	8°
<b>S</b>	0.25	0.50	0.010	0.020



# PDIP-8 PACKAGE DRAWING

## 8 Pin Plastic DIP Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
<b>A</b>	3.81	5.08	0.105	0.200
<b>A<sub>1</sub></b>	0.38	1.27	0.015	0.050
<b>A<sub>2</sub></b>	1.27	2.03	0.050	0.080
<b>b</b>	0.89	1.65	0.035	0.065
<b>b<sub>1</sub></b>	0.38	0.51	0.015	0.020
<b>c</b>	0.20	0.30	0.008	0.012
<b>D-8</b>	9.40	11.68	0.370	0.460
<b>E</b>	5.59	7.11	0.220	0.280
<b>E<sub>1</sub></b>	7.62	8.26	0.300	0.325
<b>e</b>	2.29	2.79	0.090	0.110
<b>e<sub>1</sub></b>	7.37	7.87	0.290	0.310
<b>L</b>	2.79	3.81	0.110	0.150
<b>S-8</b>	1.02	2.03	0.040	0.080
<b>Ø</b>	0°	15°	0°	15°

