

CMOS 8-BIT BUFFERED MULTIPLYING D/A CONVERTER

### Precision Monolithics Inc.

### **FEATURES**

- ±1/8 LSB Maximum Nonlinearity Over Temperature
- ±0.002 LSB Maximum Zero-Scale Error (I<sub>LKG</sub> 10nA)
- ±1 LSB Maximum Gain Error Over Temperature
- Microprocessor Compatible
- Improved Resistance to ESD
- Latch-up Resistant; No Schottky Diodes Required
- 5mW @ +5V Maximum Power Consumption
- Available in Die Form

### **APPLICATIONS**

- Microprocessor Controlled Circuits
- Precision AGC Circuits
- Bus Structured Instruments
- Function Generators
- Digitally Controlled Attenuators and Power Supplies

### ORDERING INFORMATION †

		P/				
NON- LINEARITY GAIN V <sub>DD</sub> =+15V ERROR		MILITARY* TEMPERATURE -55°C to +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C to +85°C	COMMERCIAL TEMPERATURE 0°Cto+70°C		
±1/8 LSB	±1 LSB	PM7524AQ	PM7524EQ	PM7524GP		
±1/4 LSB	±1.5 LSB	PM7524BQ	PM7524FQ	_		
±1/4 LSB	±1.5 LSB	PM7524BRC/883	PM7524FPC	_		
±1/4 LSB	±1.5 LSB	-	PM7524FS	_		
±1/4 LSB	±1.5 LSB	_	PM7524FP	_		

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

### **GENERAL DESCRIPTION**

The PM-7524 is an 8-bit monolithic multiplying digital-toanalog converter with input latches. It is compatible with all popular 8-bit microprocessors including the 6800, 8080, 8085, and Z80. Its load cycle is similar to that of a RAM's write cycle.

PMI's tightly controlled thin-film resistor processing provides 1/8 LSB linearity without laser trimming. The design incorporates a matching MOS transistor switch in series with the R-2R ladder terminating resistor and output op amp's feedback resistor. This allows the DAC to achieve an excellent gain tempco and improved power supply rejection.

The PM-7524 exhibits excellent performance on a single +5V to +15V power supply. It is TTL compatible at +5V and dissipates less than 50mW; using 0V or V<sub>DD</sub> at the digital inputs, the device dissipates less than  $50\mu W$  at +5V and  $150\mu W$  at +15V. At +15V it is CMOS compatible.


PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

The PM-7524 is manufactured using thin-film resistors on an advanced oxide-isolated silicon-gate CMOS process.


### **CROSS REFERENCE**

PMI	ADI	TEMPERATURE RANGE
PM7524AQ	AD7524UD	
PM7524BQ	AD7524TD	MIL
PM7524BQ	AD7524SD	
PM7524EQ	AD7524CD	
PM7524FQ	AD7524BD	IND
PM7524FQ	AD7524AD	
PM7524GP	AD7524LN	
PM7524FP	AD7524KN	СОМ
PM7524FPC	AD7524KP	

### PIN CONNECTIONS



### **FUNCTIONAL DIAGRAM**



Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see PMI's Data Book. Section 2.

PMI)

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = +25°C, unless
otherwise noted)
V <sub>DD</sub> (to GND)0.3V, +17V
V <sub>REF</sub> (to GND)
R <sub>CR</sub> (to GND) ±25V
Digital Input Voltage to GND0.3V to V <sub>DD</sub>
Digital Input Voltage to GND
Operating Temperature Range
Military (AQ, BQ, BRC Versions)55°C to +125°C
Industrial (EQ, FQ, FP, FPC, FS Versions)40°C to +85°C
Commercial (GP Version) 0°C to +70°C
Junction Temperature +150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 60 sec) +300°C

PACKAGE TYPE	⊖ <sub>jA</sub> (Note 1)	Θ <sub>jc</sub>	UNITS
16-Pin Hermetic DIP (Q)	100	16	°C/W
16-Pin Plastic DIP (P)	82	39	°C/W
20-Contact LCC (TC)	98	38	°C/W
16-Pin SO (S)	111	35	°C/W
20-Contact PLCC (PC)	76	36	°C/W

### NOTE:

1.  $\Theta_{iA}$  is specified for worst case mounting conditions, i.e.,  $\Theta_{iA}$  is specified for device in socket for CerDIP, P-DIP, and LCC packages; e is specified for device soldered to printed circuit board for SO and PLCC packages.

### CAUTION:

- Do not apply voltages higher than V<sub>DD</sub> or less than GND potential on any terminal except V<sub>REF</sub> (Pin 15) and R<sub>FB</sub> (Pin 16).
- 2. The digital control inputs are zener protected; however, permanent damage may occur on unconnected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper anti-static handling procedures.
- 4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{\rm DD}$  = +5V and +15V;  $V_{\rm REF}$  = +10V;  $V_{\rm OUT1}$  =  $V_{\rm OUT2}$  = 0V; Limits apply to the Full Temperature Range for each grade shown:  $T_{\rm A}$  = -55°C to +125°C apply for PM-7524AQ/BQ/ARC/BRC;  $T_{\rm A}$  = -40°C to +85°C apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_{\rm A}$  = 0°C to +70°C apply for PM-7524GP, unless otherwise noted.

				PM-752	4	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		_		8	Bits
		$V_{DD} = +5V$				
		PM-7524A/E/G	_		±0.1	%FSF
			_	_	(±1/4)	(LSB
		PM-7524B/F	_	_	±0.2	%FSF
Relative Accuracy	18.0				(±1/2)	(LSB
(Notes 1, 2)	INL	$V_{DD} = +15V$				
		PM-7524A/E/G	_	_	±0.05	%FSF
			_	_	$(\pm 1/8)$	(LSB
		PM-7524B/F	_	_	±0.1	%FSF
			_	_	$(\pm 1/4)$	(LSB
		V <sub>DD</sub> = +5V				
		PM-7524A/E/G	_	_	±0.4	%FSF
				_	(±1)	(LSB
		PM-7524B/F	_	_	±0.8	%FSF
Gain Error			_	_	(±2)	(LSB
(Note 3)	G <sub>FSE</sub>	V <sub>DD</sub> = +15V				
		T <sub>A</sub> = +25°C	_		±0.4	%FSF
			_		(±1)	(LSB
		T <sub>A</sub> = Full Temp. Range	_	_	±0.6	%FSF
		,	_	_	(±1.5)	(LSB
Gain T.C.	TCG <sub>FS</sub>		_	±0.001	_	%FSR/°C
(Notes 4, 5)				_0.001		701 0117 0
DC Power Supply Rejection						
(AGain/AV <sub>DD</sub> )	PSR		-	0.002	0.01	%FSR/%
(Notes 3, 6)						
Output Leakage Current		$T_A = +25^{\circ}C, V_{DD} = +5V, +15V$	_	_	10	
( OUT1: OUT2)		T <sub>A</sub> ≃ Full Temp. Range				
(Notes 7, 8)	I <sub>LKG</sub>	$V_{DD} = +5V$	_	_	200	n/
		V <sub>DD</sub> = +15V		_	100	
REFERENCE INPUT						
Input Resistance						
(Pin 15 to GND) (Note 11)	R <sub>IN</sub>		7	11	15	k(



**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V and +15V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  = 0V; Limits apply to the Full Temperature Range for each grade shown:  $T_A$  = -55°C to +125°C apply for PM-7524AQ/BQ/ARC/BRC;  $T_A$  = -40°C to +85°C apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM-7524GP, unless otherwise noted. *Continued* 

				PM-7524		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
		$X = V_{IL} \text{ or } V_{IH}$		_	1	mA
Supply Current	I <sub>DD</sub>	$X = 0V \text{ or } V_{DD}$				
(Digital Inputs = X)	55	$T_A = 25^{\circ}C$	_	_	10	μΑ
		T <sub>A</sub> = Full Temp. Range	·		25	
ANALOG OUTPUTS						
		$DB0-DB7 = V_{DD} \text{ (Note 12)}$				
		C <sub>OUT1</sub> (Pin 1)	_	_	120	pF
Output Capacitance	Co	C <sub>OUT2</sub> (Pin 2)		_	30	
(Note 4)	00	DB0-DB7 = 0V (Note 13)				
		C <sub>OUT1</sub>	_	_	30	pF
		C <sub>OUT2</sub>	<del>_</del>		120	
DIGITAL INPUTS						
Digital Inputs	$V_{iH}$	$V_{DD} = +5V$	+2.4	_	_	V
High		V <sub>DD</sub> = +15V	+13.5	-		
Digital Inputs	$V_{IL}$	$V_{DD} = +5V$		_	+0.8	V
Low	VIL	V <sub>DO</sub> = +15V	<del>-</del>	-	+1.5	•
Input Current		T <sub>A</sub> = 25°C	_		±1	
$(V_{IN} = 0V \text{ or } V_{DD})$	In	T <sub>A</sub> = Full Temp. Range		_	±10	μΑ
Input Capacitance		D80-D87	_	_	5	
$(V_{IN} = 0V)$	CIN	WR, CS	_	_	20	pF
(Note 4)						
SWITCHING CHARACTERIS (Notes 4, 14)	TICS					
		V <sub>DD</sub> = +5V				
		T <sub>A</sub> = +25°C	170	_	_	
		T <sub>A</sub> = Full Temp. Range				nA
Chip Select to		PM-7524A/B	240	_	-	
Write Setup Time	t <sub>CS</sub>	PM-7524E/F/G	220			
$(t_{WR} = t_{CS})$	'CS	$V_{DD} = +15V$				
(Note 14)		$T_A = +25$ °C	100	-		
		T <sub>A</sub> = Full Temp. Range				nA
		PM-7524A/B PM-7524E/F/G	150 130	_	_	
		FIM-7324E/17G	130			
Chip Select to Write Hold Time	t <sub>CH</sub>		0	-	_	ns
		V <sub>DD</sub> = +5V				
		T <sub>A</sub> = +25°C	150	_	_	
		T <sub>A</sub> = Full Temp. Range				ns
		PM-7524A/B	220	_	_	
Write Pulse Width	t <sub>we</sub>	PM-7524E/F/G	200			
$(t_{CH} \ge t_{WR}, t_{CH} \ge 0)$	'WH	$V_{DD} = +15V$				
		T <sub>A</sub> = +25°C	100	_	_	
		T <sub>A</sub> = Full Temp. Range	450			ns
		PM-7524A/B PM-7524E/F/G	150 130	_	_	
		F M-7 324E/F/G	130			



**ELECTRICAL CHARACTERISTICS** at  $V_{DD}$  = +5V and +15V;  $V_{REF}$  = +10V;  $V_{OUT1}$  =  $V_{OUT2}$  = 0V; Limits apply to the Full Temperature Range for each grade shown:  $T_A$  = -55°C to +125°C apply for PM-7524AQ/BQ/ARC/BRC;  $T_A$  = -40°C to +85°C apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A$  = 0°C to +70°C apply for PM-7524GP, unless otherwise noted. *Continued* 

				PM-7524			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
		$V_{DD} = +5V$					
		T <sub>A</sub> = +25°V	135	_	_	n	
		T <sub>A</sub> = Full Temp. Range	170				
Data Setup Time	t <sub>DS</sub>	$V_{DD} = +15V$					
Data Scrap Time	-08	T <sub>A</sub> = +25°C	60	_	_		
		T <sub>A</sub> = Full Temp. Range				n:	
		PM-7524A/B	100	_	_		
		PM-7524E/F/G	80				
Data Hold Time	t <sub>DH</sub>		10		_	ns	
DYNAMIC PERFORMANCE							
		$V_{DD} = +5V$					
		$T_A = +25$ °C	_	_	150		
Propagation Delay		T <sub>A</sub> = Full Temp. Range				กร	
(From Digital Input		PM-7524A/B	-	_	200		
to 90% of Final	t <sub>PD</sub>	PM-7524E/F/G			175		
Analog Output Current)		$V_{DD} = +15V$					
(Notes 4, 9)		$T_A = +25^{\circ}C$	-	_	65	De	
		T <sub>A</sub> = Full Temp. Range				ns	
		PM-7524A/B			90		
		$V_{DD} = +5V$					
Output Current		T <sub>A</sub> = +25°C	<del></del>	_	300		
Settling Time		T <sub>A</sub> = Full Temp. Range		_	350	ns	
(To 1/2 LSB)	t <sub>S</sub>	$V_{DD} = +15V$				112	
(Notes 4, 9, 15)		$T_A = +25$ °C	_	_	200		
		T <sub>A</sub> = Full Temp. Range			250		
AC Feedthrough							
I <sub>OUT1</sub> , I <sub>OUT2</sub> (Note 4)	FT	_	<u>-</u>		0.25	%FSF	
Digital Charge		V <sub>DD</sub> = +5V	_	50	_		
Injection	Q	T <sub>A</sub> = +25°C			-	nV/s	
(Note 16)	-	$V_{DD} = +15V$ $T_{A} = +25^{\circ}C$	_	55	_		

### NOTES:

- 1. Guaranteed monotonic over full temperature range and at  $V_{DD} = +5V$  and
- FSR (Full Scale Range) = V<sub>REF</sub> 1LSB
- 3. Using internal feedback resistor.
- 4. Guaranteed by design and not production tested.
- Gain TC measured from +25°C to T<sub>MIN</sub> or from +25°C to T<sub>MAX</sub>.
- $\theta$ .  $\Delta V_{DD} = \pm 10\%$ .
- 7. DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT1}$ .
- 8. DB0-DB7 =  $V_{DD}$ ,  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT2}$

- 9.  $I_{OUT1}$  load = 100 $\Omega$ ;  $C_{EXT}$  = 13pF;  $\overline{WR}$  =  $\overline{CS}$  = 0V; DB0-DB7 = 0V to  $V_{DD}$  or
- $V_{REF}^{--} = \pm 10V$ , f = 100kHz; DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ .
- Temperature coefficient approximately equals +50ppm/°C.
- 12. DB0-DB7 =  $V_{DD}$ ;  $\overline{WR} = \overline{CS} = 0V$ .
- DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ .
- See Timing Diagram.
- 15. Extrapolated:  $t_S$  (1/2 LSB) =  $t_{pD}$  + 6.2 $\tau$ , where  $\tau$  = the measured first time constant of the final RC decay.
- 16.  $V_{REF} = 0V$ ; Digital Inputs = 0V to  $V_{DD}$ .


9. DB2

11. DB0 (LSB)

10. DB1



### **DICE CHARACTERISTICS**



DIE SIZE  $0.070 \times 0.076$  inch, 5320 sq. mils (1.78 × 1.93 mm, 3.43 sq. mm)

1. I<sub>OUT1</sub> 2. I<sub>OUT2</sub>

3. GND 4. DB7 (MSB)

12. CS 5. DB6 13. WR 6. DB5 14. V<sub>DD</sub> 7. DB4 15. V<sub>REF</sub> 8. DB3 16. R<sub>FB</sub>

For additional DICE ordering information, refer to PMI's Data Book, Section 2.

**WAFER TEST LIMITS** at  $V_{DD} = +5V$  and +15V;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = 0V$ ;  $T_A = +25^{\circ}C$ .

	0711001	COMPITIONS	PM-7524G	141170	
PARAMETER	SYMBOL CONDITIONS		LIMIT	UNITS	
STATIC ACCURACY			_		
Resolution	N		8	Bits MIN	
Relative Accuracy	INL	V <sub>DD</sub> = +5V	±0.2 (±1/2)	%FSR (LSB) MAX	
(Notes 1, 2)	INL	$V_{DD} = +15V$	±0.1 (±1/4)	%FSR (LSB)	
Gain Error	•	V <sub>DD</sub> = +5V	±0.8 (±2)	%FSR (LSB)	
(Note 3)	G <sub>FSE</sub>	V <sub>DD</sub> = +15V	±0.4 (±1)	%FSR (LSB)	
DC Power Supply Rejection Ratio (ΔGain/ΔV <sub>DD</sub> ) (Notes 3, 4)	PSRR		0.01	%FSR/% MAX	
Output Leakage Current (I <sub>OUT1</sub> , I <sub>OUT2</sub> ) (Notes 5, 6)	I <sub>LKG</sub>		10	nA MAX	
REFERENCE INPUT					
Input Resistance	R <sub>IN</sub>	(Note 7)	7/15	kΩ MIN/MAX	
DIGITAL INPUTS					
Digital Inputs High	V <sub>IH</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	+2.4 +13.5	V MIN	
Digital Inputs Low	V <sub>IL</sub>	$V_{DD} = +5V$ $V_{DD} = +15V$	+0.8 +1.5	V MAX	
Input Current (V <sub>IN</sub> = 0V or V <sub>DD</sub> )	I <sub>IN</sub>		±1	μА	
POWER SUPPLY					
Supply Current		$X = V_{IL}$ or $V_{IH}$	1	mA	
(Digital Inputs = X)	IDD	X = 0V or V <sub>DD</sub>	10	μА	


- Guaranteed monotonic over full temperature range and at  $V_{DD} = \pm 5V$  and +15<math>V.
- 2. FSR (Full Scale Range) =  $V_{REF} 1$  LSB.
- 3. Using internal feedback resistor.


- 4.  $\Delta V_{DD} = \pm 10\%$ . 5. DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT1}$ .
- 6. DB0-DB7 = V<sub>DD</sub>; WR = CS = 0V; V<sub>REF</sub> = ±10V, for I<sub>OUT2</sub>.
  7. Temperature coefficient approximately equals +50ppm/°C.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


# DIGITAL-TO-ANALOG CONVERTERS


### TYPICAL PERFORMANCE CHARACTERISTICS























### **BURN-IN CIRCUIT**



### **DEFINITIONS**

### RESOLUTION

The resolution of a DAC is the number of states  $(2^n)$  that the full-scale range (FSR) is divided (or resolved) into, where n is equal to the number of bits. Resolution in no way implies linearity.

### **RELATIVE ACCURACY**

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in % or ppm of full-scale range or (sub) multiples of 1 LSB.

### PROPAGATION DELAY

The time for the output current to reach 90% of its final value from a given digital input signal.

### SETTLING TIME

Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., zero to full scale.

### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{\text{REF}}$  input voltage when using the DAC's internal feedback resistor.

### **GAIN ERROR**

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. Ideal output is equal to  $V_{\mbox{\scriptsize REF}}$  - 1 LSB.

### **FEEDTHROUGH ERROR**

Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches off.

### **OUTPUT CAPACITANCE**

Capacitance from I<sub>OUT 1</sub> and I<sub>OUT 2</sub> terminals to ground.

### **OUTPUT LEAKAGE CURRENT**

Current which appears on  $I_{OUT\ 1}$  terminal with all digital inputs low or on  $I_{OUT\ 2}$  terminal when all inputs are high.

### **CIRCUIT DESCRIPTION**


### **CIRCUIT INFORMATION**

The PM-7524 is an 8-bit multiplying CMOS digital-to-analog converter with on-board data latches. It is fabricated using a highly stable thin-film R-2R resistor ladder network and eight N-channel current switches. A voltage or current reference and an operational amplifier are all that is required in the majority of applications.

Figure 1 shows a simplified circuit of the PM-7524 converter. The R-2R ladder, current steering switches, and interface logic are shown. The switches are binarily weighted and switch the ladder current between I<sub>OUT 1</sub> and I<sub>OUT 2</sub> bus lines; this switching allows a constant current to be maintained in each resistor leg regardless of the switch state.

The simplified circuit of Figure 1 also shows the matching switches in series with the ladder terminating and  $R_{FB}$  (feedback) resistors. These switches are designed to temperature-track the ladder current-steering switches and improve power supply rejection. Both switches are MOS transistors that have their gate turn-on voltage derived from  $V_{DD}$  supply. This means the terminating and feedback resistors are open-circuit when  $V_{DD}$  power is off. If  $R_{FB}$  is used as part of an op amp's feedback element, and the op amp's supply comes on before the DAC, the op amp's output will go to the rails. It remains in this open-loop condition until the DAC's  $V_{DD}$  is applied. In applications where the op amp's supply must come on before the DAC, a voltage clamp or external feedback resistor may be necessary.

FIGURE 1: PM-7524 Functional Diagram




## 11

# DIGITAL-TO-ANALOG CONVERTERS

### **EQUIVALENT CIRCUIT ANALYSIS**

Figure 2 shows an equivalent circuit for the PM-7524 with all digital inputs LOW. The  $I_{OUT\ 1}$  and  $I_{OUT\ 2}$  leakage current source is the combination of surface and junction leakages to the substrate. The 1/256 current source represents the constant 1-bit current drain through the ladder termination resistor. The situation is reversed with all digital inputs HIGH, i.e., the current output is now switched to the  $I_{OUT\ 1}$  terminal. The output capacitance is dependent upon the digital input code, and is therefore modulated between the low and high values.

FIGURE 2: PM-7524 Equivalent Circuit (All Digital Inputs LOW)



### INTERFACE LOGIC

### **MODE SELECTION**

The mode selection is controlled by the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  inputs.

### WRITE MODE

The PM-7524 is in the WRITE mode when both the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  are both LOW; the input latches are transparent and the output immediately follows the data input logic. See the MODE SELECTION TABLE.

### MODE SELECTION TABLE


CS	WR	MODE	DAC RESPONSE
L	L	WRITE	DAC responds to data bus (DB0—DB7) inputs (transparent)
Н	X	HOLD	Data bus (DB0—DB7) is locked out
Х	н	HOLD	DAC holds last data present when WR or CS assumes a HIGH state

L = Low State, H = High State, X = Don't Care.

### HOLD MODE


The MODE SELECTION TABLE shows the output results when either  $\overline{CS}$  or  $\overline{WR}$  is HIGH. The output holds the value corresponding to the last digital inputs prior to  $\overline{CS}$  or  $\overline{WR}$  assuming the HIGH state.

### WRITE CYCLE TIMING DIAGRAM



Supply current ( $I_{DD}$ ) versus Logic input voltage ( $V_{IN}$ ) is shown in Figure 3. This plot shows the supply current for both  $V_{DD}$  = +5V and  $V_{DD}$  = +15V.

FIGURE 3: Supply Current vs Logic Level





### **APPLICATIONS**

FIGURE 4: Unipolar Binary Operation (2-Quadrant Multiplication)




TABLE 1: Unipolar Binary Code Table

MSE		GI'	TAI	- IN	IΡί		LSB	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$-V_{REF}$ $\left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	$-V_{REF}$ $\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$-V_{REF}  \left(\frac{128}{256}\right) = -\frac{V_{REF}}{2}$
0	1	1	1	1	1	1	1	$-V_{REF}$ $\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	-V <sub>REF</sub> (1/256)
0	0	0	0	0	0	0	0	$-V_{REF}$ $\left(\begin{array}{c} 0\\ 256 \end{array}\right) = 0$

NOTE:

$$1LSB = (2^{-8}) (V_{REF}) = \frac{1}{256} (V_{REF})$$

FIGURE 5: Bipolar (4-Quadrant) Operation





TABLE 2: Bipolar (Offset Binary) Code Table

MSE		GI"	TAL	. IN	IPL		LSB	ANALOG OUTPUT
1	1	1	1	1	1	1	1	+V <sub>REF</sub> ( 127 / 128 )
1	0	0	0	0	0	0	1	$+V_{REF}$ $\left(\frac{1}{128}\right)$
1	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	$-V_{REF}$ $\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	-V <sub>REF</sub> (-127/128)
0	0	0	0	0	0	0	0	$-V_{REF}$ $\left(\frac{128}{128}\right)$
								( 125 /

NOTE:

1LSB = 
$$(2^{-7})$$
  $(V_{REF}) = \frac{1}{128}$   $(V_{REF})$ 

### FIGURE 6: PM-7524/8085A Interface



## \_\_\_

FIGURE 7: PM-7524/MC6800 Interface




FIGURE 8: Power Generation Connection




FIGURE 9: Divider (Digitally Controlled Gain)

